

9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL™ Architecture

Features

- No Bus Latency[™] (NoBL[™]) architecture eliminates dead cycles between write and read cycles.
- · Can support up to 133-MHz bus operations with zero wait states
 - Data is transferred on every clock
- Pin compatible and functionally equivalent to ZBT™ devices
- Internally self-timed output buffer control to eliminate the need to use OE
- · Registered inputs for flow-through operation
- · Byte Write capability
- 3.3V/2.5V I/O power supply
- · Fast clock-to-output times
 - 6.5 ns (for 133-MHz device)
 - 7.0 ns (for 117-MHz device)
 - 7.5 ns (for 100-MHz device)
- Clock Enable (CEN) pin to enable clock and suspend operation
- · Synchronous self-timed writes
- Asynchronous Output Enable
- · Offered in JEDEC-standard 100 TQFP, 119-Ball BGA and 165-Ball fBGA packages
- Three chip enables for simple depth expansion.
- Automatic Power-down feature available using ZZ mode or CE deselect
- · JTAG boundary scan for BGA and fBGA packages
- Burst Capability—linear or interleaved burst order
- Low standby power

Selection Guide

	133 MHz	117 MHz	100 MHz	Unit
Maximum Access Time	6.5	7.0	7.5	ns
Maximum Operating Current	250	220	180	mA
Maximum CMOS Standby Current	30	30	30	mA

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.

Functional Description^[1]


The CY7C1355C/CY7C1357C is a 3.3V, 256K x 36/512K x 18 Synchronous Flow-through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without insertion of wait states. CY7C1355C/CY7C1357C is equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent Write-Read transitions.


All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133-MHz device).

Write operations are controlled by the two or four Byte Write Select (BW_x) and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output three-state control. In order to avoid bus contention, the output drivers are synchronously three-stated during the data portion of a write sequence.











Pin Configurations





Pin Configurations (continued)





Pin Configurations (continued)

119-ball BGA (3 Chip Enables with JTAG)

CY7C1355C (256K x 36)

	1	2	3	4	5	6	7
Α	V_{DDQ}	Α	Α	NC / 18M	Α	Α	V_{DDQ}
В	NC	CE ₂	Α	ADV/LD	Α	CE ₃	NC
С	NC	Α	Α	V_{DD}	Α	Α	NC
D	DQ_C	DQP _C	V_{SS}	NC	V_{SS}	DQPB	DQ_B
E	DQ_C	DQ_C	V_{SS}	Œ ₁	V_{SS}	DQ_B	DQ_B
F	V_{DDQ}	DQ_C	V_{SS}	ŌĒ	V_{SS}	DQ _B	V_{DDQ}
G	DQ_C	DQ_C	$\overline{\sf BW}_{\sf C}$	Α	\overline{BW}_B	DQ _B	DQ_B
Н	DQ_C	DQ_C	V_{SS}	WE	V_{SS}	DQ _B	DQ_B
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	DQ_D	DQ_D	V_{SS}	CLK	V_{SS}	DQ_A	DQ_A
L	DQ_D	DQ_D	\overline{BW}_D	NC	\overline{BW}_A	DQ_A	DQ_A
M	V_{DDQ}	DQ_D	V_{SS}	CEN	V_{SS}	DQ_A	V_{DDQ}
N	DQ_D	DQ_D	V_{SS}	A1	V_{SS}	DQ_A	DQ_A
Р	DQ_D	DQP _D	V_{SS}	A0	V_{SS}	DQPA	DQ_A
R	NC	Α	MODE	V_{DD}	NC	Α	NC
Т	NC	NC / 72M	Α	Α	Α	NC / 36M	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}

CY7C1357C (512K x 18)

	1	2	3	4	5	6	7
Α	V_{DDQ}	Α	Α	NC / 18M	Α	Α	V_{DDQ}
В	NC	CE ₂	Α	ADV/LD	Α	CE ₃	NC
С	NC	Α	Α	V_{DD}	Α	Α	NC
D	DQ _B	NC	V_{SS}	NC	V_{SS}	DQP _A	NC
E	NC	DQ_B	V_{SS}	Œ ₁	V_{SS}	NC	DQ_A
F	V_{DDQ}	NC	V_{SS}	ŌE	V_{SS}	DQ_A	V_{DDQ}
G	NC	DQ _B	\overline{BW}_B	Α	V_{SS}	NC	DQ_A
Н	DQ _B	NC	V_{SS}	WE	V_{SS}	DQ_A	NC
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	NC	DQ_B	V_{SS}	CLK	V_{SS}	NC	DQ_A
L	DQ _B	NC	V_{SS}	NC	\overline{BW}_A	DQ_A	NC
М	V_{DDQ}	DQ_B	V_{SS}	CEN	V_{SS}	NC	V_{DDQ}
N	DQ _B	NC	V_{SS}	A1	V_{SS}	DQ_A	NC
Р	NC	DQPB	V_{SS}	A0	V_{SS}	NC	DQ _A
R	NC	Α	MODE	V_{DD}	NC	Α	NC
T	NC / 72M	Α	Α	NC / 36M	Α	Α	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}



Pin Configurations (continued)

165-ball fBGA (3 Chip enable with JTAG) CY7C1355C (256K x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC / 288M	Α	Œ ₁	\overline{BW}_C	\overline{BW}_B	\overline{CE}_3	CEN	ADV/LD	Α	Α	NC
В	NC	Α	CE2	\overline{BW}_D	\overline{BW}_A	CLK	WE	ŌĒ	NC / 18M	Α	NC / 144M
С	DQP _C	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DQPB
D	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
Е	DQ_C	DQ _C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ _B
F	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
G	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
K	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
L	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
M	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
N	DQP _D	NC	V_{DDQ}	V_{SS}	NC	NC	NC	V_{SS}	V_{DDQ}	NC	DQP _A
Р	NC	NC / 72M	Α	Α	TDI	A1	TDO	Α	Α	Α	NC
R	MODE	NC / 36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α


CY7C1357C (512K x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC / 288M	Α	Œ ₁	\overline{BW}_B	NC	\overline{CE}_3	CEN	ADV/LD	Α	Α	Α
В	NC	Α	CE2	NC	\overline{BW}_A	CLK	WE	ŌĒ	NC / 18M	Α	NC / 144M
С	NC	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DQP _A
D	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
Е	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
F	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
G	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ_B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
K	DQ_B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
L	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
M	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
N	DQPB	NC	V_{DDQ}	V_{SS}	NC	NC	NC	V_{SS}	V_{DDQ}	NC	NC
Р	NC	NC / 72M	Α	Α	TDI	A1	TDO	Α	Α	Α	NC
R	MODE	NC / 36M	Α	Α	TMS	A0	TCK	Α	Α	Α	А



Pin Definitions

Name	I/O	Description
A ₀ , A ₁ , A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.
$\overline{\overline{BW}}_A$, $\overline{\overline{BW}}_B$ $\overline{\overline{BW}}_C$, $\overline{\overline{BW}}_D$	Input- Synchronous	Byte Write Inputs, active LOW. Qualified with WE to conduct Writes to the SRAM. Sampled on the rising edge of CLK.
WE	Input- Synchronous	Write Enable Input, active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance/Load Input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input- Clock	Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE ₁	Input- Synchronous	Chip Enable 1 Input, active LOW . Sampled on the rising edge of CLK. Used in conjunction with CE ₂ , and CE ₃ to select/deselect the device.
CE ₂	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and \overline{CE}_3 to select/deselect the device.
CE ₃	Input- Synchronous	Chip Enable 3 Input, active LOW . Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₂ to select/deselect the device.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.
CEN	Input- Synchronous	Clock Enable Input, active LOW. When asserted LOW the Clock signal is recognized by the <u>SRAM</u> . When deasserted HIGH the <u>Clock</u> signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
ZZ	Input- Asynchronous	ZZ "Sleep" Input . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin can be connected to V _{SS} or left floating.
DQ _s	I/O- Synchronous	Bidirectional Data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the Read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$. When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, $\overline{\text{DQ}}_s$ and $\overline{\text{DQP}}_\chi$ are placed in a three-state condition. The outputs are automatically three-stated during the data portion of a Write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{\text{OE}}$.
DQP _X	I/O- Synchronous	Bidirectional Data Parity I/O Lines. Functionally, these signals are identical to DQ _s . During Write sequences, DQP _X is controlled by BW _X correspondingly.
MODE	Input Strap Pin	Mode Input. Selects the burst order of the device. When tied to Gnd selects linear burst sequence. When tied to V _{DD} or left floating selects interleaved burst sequence.
V_{DD}	Power Supply	Power supply inputs to the core of the device.
V_{DDQ}	I/O Power Supply	Power supply for the I/O circuitry.
V _{SS}	Ground	Ground for the device.





Pin Definitions (continued)

Name	I/O	Description
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit . Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be left unconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input Synchronous	Serial data-In to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be left floating or connected to V _{DD} through a pull up resistor. This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	Serial data-In to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages.
TCK	JTAG-Clock	Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin must be connected to V_{SS} . This pin is not available on TQFP packages.
NC	-	No Connects . Not internally connected to the die. 18M,36M, 72M, 144M and 288M are address expansion pins and are not internally connected to the die.
V _{SS} /DNU	Ground/DNU	This pin can be connected to Ground or should be left floating.



Functional Overview

The CY7C1355C/CY7C1357C is a synchronous flow-through burst SRAM designed specifically to eliminate wait states during Write-Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise (t_{CDV}) is 6.5 ns (133-MHz device).

Accesses can be initiated by asserting all three Chip Enables (\overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3) active at the rising edge of the clock. If Clock Enable (\overline{CEN}) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a Read or Write operation, depending on the status of the Write Enable (\overline{WE}). \overline{BW}_X can be used to conduct Byte Write operations.

Write operations are qualified by the Write Enable ($\overline{\text{WE}}$). All writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Enables $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE₁, CE₂, and CE₃ are ALL asserted active, (3) the Write Enable input signal WE is deasserted HIGH, and 4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz device) provided OE is active LOW. After the first clock of the read access, the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (Read/Write/Deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output will be three-stated immediately.

Burst Read Accesses

The CY7C1355C/CY7C1357C has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enable inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) $\overline{\text{CEN}}$ is asserted LOW, (2) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ are ALL asserted active, and (3) the Write signal WE is asserted LOW. The address presented to the address bus is loaded into the address register. The write signals are latched into the Control Logic block. The data lines $\underline{\text{are}}$ automatically three-stated regardless of the state of the $\overline{\text{OE}}$ input signal. This allows the external logic to present the data on DQs and DQPx.

On the next clock rise the data presented to DQs and DQP $_{\rm X}$ (or a subset for byte write operations, see Truth Table for details) inputs is latched into the device and the write is complete. Additional accesses (Read/Write/Deselect) can be initiated on this cycle.

 $\overline{\text{The}}$ data written during the Write operation is controlled by $\overline{\text{BW}_X}$ signals. The CY7C1355C/CY7C1357C provides byte write capability that is described in the Truth Table. Asserting the Write Enable input (WE) with the selected Byte Write Select input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations. Byte Write capability has been included in order to greatly simplify Read/Modify/Write sequences, which can be reduced to simple Byte Write operations.

Because the CY7C1355C/CY7C1357C is a common I/O device, data should not be driven into the device while the outputs are active. The Output Enable (\overline{OE}) can be deasserted HIGH before presenting data to the DQs and DQP $_X$ inputs. Doing so will three-state the output drivers. As a safety precaution, DQs and DQP $_X$ are automatically three-stated during the data portion of a write cycle, regardless of the state of \overline{OE} .

Burst Write Accesses

The CY7C1355C/CY7C1357C has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the Chip Enables ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$) and WE inputs are ignored and the burst counter is incremented. The correct $\overline{\text{BW}}_X$ inputs must be driven in each cycle of the burst write, in order to write the correct bytes of data.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The $\underline{\text{dev}}$ ice must be $\underline{\text{des}}$ elected prior to entering the "sleep" mode. $\underline{\text{CE1}}$, $\underline{\text{CE2}}$, and $\underline{\text{CE3}}$, must remain inactive for the duration of $\underline{\text{t}}_{ZZREC}$ after the ZZ input returns LOW.



Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		35	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2V	2t _{CYC}		ns
t _{ZZI}	ZZ active to sleep current	This parameter is sampled		2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



Truth Table^[2, 3, 4, 5, 6, 7, 8]

Operation	Address Used	CE₁	CE ₂	CE ₃	ZZ	ADV/LD	WE	BW _x	OE	CEN	CLK	DQ
Deselect Cycle	None	Н	Х	Х	L	L	Х	Х	Х	L	L->H	Three-State
Deselect Cycle	None	Х	Х	Н	L	L	Х	Х	Х	L	L->H	Three-State
Deselect Cycle	None	Х	L	Х	L	L	Х	Х	Х	L	L->H	Three-State
Continue Deselect Cycle	None	Х	Х	Х	L	Н	Х	Х	Х	L	L->H	Three-State
READ Cycle (Begin Burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data Out (Q)
READ Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Χ	Х	L	L	L->H	Data Out (Q)
NOP/DUMMY READ (Begin Burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	Three-State
DUMMY READ (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	Н	L	L->H	Three-State
WRITE Cycle (Begin Burst)	External	L	Н	L	L	L	L	L	Х	L	L->H	Data In (D)
WRITE Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	L	Х	L	L->H	Data In (D)
NOP/WRITE ABORT (Begin Burst)	None	L	Н	L	L	L	L	Н	Х	L	L->H	Three-State
WRITE ABORT (Continue Burst)	Next	Х	Х	Х	L	Н	Χ	Н	Х	L	L->H	Three-State
IGNORE CLOCK EDGE (Stall)	Current	Х	Х	Х	L	Х	Х	Х	Х	Н	L->H	-
SLEEP MODE	None	Х	Х	Х	Н	Х	Χ	Х	Х	Х	Х	Three-State

Notes:

- 2. X = "Don't Care." H = Logic HIGH, L = Logic LOW. BWx = L signifies at least one Byte Write Select is active, BWx = Valid signifies that the desired Byte Write Selects are asserted, see Truth Table for details.

 3. Write is defined by BW_X, and WE. See Truth Table for Read/Write.

 4. When a Write cycle is detected, all I/Os are three-stated, even during Byte Writes.

 5. The DQs and DQP_X pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

- 6. CEN = H, inserts wait states.
- 7. Device will power-up deselected and the I/Os in a three-state condition, regardless of $\overline{\text{OE}}$.
- Service with power by described and the work in three state when the state when OE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a Read cycle DQs and DQP_X = Three-state when OE is inactive or when the device is deselected, and DQs and DQP_X = data when OE is active.
 Table only lists a partial listing of the byte write combinations. Any combination of BW_X is valid. Appropriate write will be done based on which byte write is active.



Partial Truth Table for Read/Write^[2, 3, 9]

Function (CY7C1355C)	WE	BW _A	BW _B	BW _C	BW _D
Read	Н	Х	Х	Х	Х
Write No bytes written	L	Н	Н	Н	Н
Write Byte A – (DQ _A and DQP _A)	L	L	Н	Н	Н
Write Byte B – (DQ _B and DQP _B)	L	Н	L	Н	Н
Write Byte C – (DQ _C and DQP _C)	L	Н	Н	L	Н
Write Byte D – (DQ _D and DQP _D)	L	Н	Н	Н	L
Write All Bytes	L	L	L	L	L

Truth Table for Read/Write^[2, 3,9]

Function (CY7C1357C)	WE	BWA	BW _B
Read	Н	Х	X
Write - No bytes written	L	Н	Н
Write Byte A – (DQ _A and DQP _A)	L	Н	Н
Write Byte B – (DQ _B and DQP _B)	L	Н	Н
Write All Bytes	L	L	L



IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1355C/CY7C1357C incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1355C/CY7C1357Ccontains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW(Vss) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to VDD through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of the TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)


The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see Figure . TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)



Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

TAP Controller Block Diagram



Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (VSS) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP Instruction Set

Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is given during the "Update IR" state.

SAMPLE/PRELOAD

SAMPLE / PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE / PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.



The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE / PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required - that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #85 (for 119-BGA package), bit #89 (for 165-FBGA package). When this scan cell, called the "extest output bus tristate", is latched into the preload register during the "Update-DR" state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a High-Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR", the value loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



TAP Timing




TAP AC Switching Characteristics Over the operating Range^[10, 11]

Parameter	Description	Min.	Max.	Unit
Clock		<u> </u>		1
t _{TCYC}	TCK Clock Cycle Time	50		ns
t _{TF}	TCK Clock Frequency		20	MHz
t _{TH}	TCK Clock HIGH time	25		ns
t _{TL}	TCK Clock LOW time	25		ns
Output Time	es		•	
t _{TDOV}	TCK Clock LOW to TDO Valid		5	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0		ns
Set-up Time	es .			
t _{TMSS}	TMS Set-Up to TCK Clock Rise	5		ns
t _{TDIS}	TDI Set-Up to TCK Clock Rise	5		ns
t _{CS}	Capture Set-Up to TCK Rise	5		
Hold Times				
t _{TMSH}	TMS hold after TCK Clock Rise	5		ns
t _{TDIH}	TDI Hold after Clock Rise	5		ns
t _{CH}	Capture Hold after Clock Rise	5		ns

3.3V TAP AC Test Conditions

Input pulse levelsV_{SS} to 3.3V Input rise and fall times1 ns Input timing reference levels1.5V Output reference levels......1.5V Test load termination supply voltage......1.5V

3.3V TAP AC Output Load Equivalent




^{10.} $t_{\rm CS}$ and $t_{\rm CH}$ refer to the set-up and hold time requirements of latching data from the boundary scan register. 11. Test conditions are specified using the load in TAP AC Test Conditions. $t_{\rm R}/t_{\rm F}$ = 1 ns.



2.5V TAP AC Test Conditions

Input pulse levels	\dots V _{SS} to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

2.5V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics And Operating Conditions (0°C < T_A < +70°C; V_{DD} = 3.3V ±0.165V unless otherwise noted)^[12]

Parameter	Description	Cor	nditions	Min.	Max.	Unit
V _{OH1}	Output HIGH Voltage	$I_{OH} = -4.0 \text{ mA}$	$V_{DDQ} = 3.3V$	2.4		V
		$I_{OH} = -1.0 \text{ mA}$	$V_{\rm DDQ} = 2.5V$	2.0		V
V _{OH2}	Output HIGH Voltage	$I_{OH} = -100 \mu A$	$V_{DDQ} = 3.3V$	2.9		V
			$V_{\rm DDQ} = 2.5V$	2.1		V
V _{OL1}	Output LOW Voltage	I _{OL} = 8.0 mA	$V_{DDQ} = 3.3V$		0.4	V
		I _{OL} = 8.0 mA	$V_{\rm DDQ} = 2.5V$		0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA	$V_{DDQ} = 3.3V$		0.2	V
			$V_{DDQ} = 2.5V$		0.2	V
V _{IH}	Input HIGH Voltage		$V_{DDQ} = 3.3V$	2.0	V _{DD} + 0.3	V
			$V_{DDQ} = 2.5V$	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		$V_{DDQ} = 3.3V$	-0.5	0.7	V
			$V_{\rm DDQ} = 2.5V$	-0.3	0.7	V
I _X	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$	·	-5	5	μΑ

Note:

^{12.} All voltages referenced to V_{SS} (GND).



Identification Register Definitions

Instruction Field	CY7C1355C (256Kx36)	CY7C1357C (512Kx18)	Description
Revision Number (31:29)	010	010	Describes the version number
Device Depth (28:24)	01010	01010	Reserved for Internal Use
Device Width (23:18)	001001	001001	Defines memory type and architecture
Cypress Device ID (17:12)	100110	010110	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register

Scan Register Sizes

Register Name	Bit Size (x36)	Bit Size (x18)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-ball BGA package)	85	85
Boundary Scan Order (165-ball fBGA package)	89	89

Identification Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1 compliant.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1 compliant.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



119-ball BGA Boundary Scan Order^[13, 14]

CY7	CY7C1355C (256K x 36)				
BIT	BALL	BIT	BALL		
#	ID	#	ID		
1	H4	37	B6		
2	T4	38	D4		
3	T5	39	B4		
4	T6	40	F4		
5	R5	41	M4		
6	L5	42	A5		
7	R6	43	K4		
8	U6	44	E4		
9	R7	45	G4		
10	T7	46	A4		
11	P6	47	G3		
12	N7	48	C3		
13	M6	49	B2		
14	L7	50	В3		
15	K6	51	A3		
16	P7	52	C2		
17	N6	53	A2		
18	L6	54	B1		
19	K7	55	C1		
20	J5	56	D2		
21	H6	57	E1		
22	G7	58	F2		
23	F6	59	G1		
24	E7	60	H2		
25	D7	61	D1		
26	H7	62	E2		
27	G6	63	G2		
28	E6	64	H1		
29	D6	65	J3		
30	C7	66	2K		
31	В7	67	L1		
32	C6	68	M2		
33	A6	69	N1		
34	C5	70	P1		
35	B5	71	K1		
36	G5	72	L2		

CY7C1355C (256K x 36)			
BIT#	BALL ID		
73	N2		
74	P2		
75	R3		
76	T1		
77	R1		
78	T2		
79	L3		
80	R2		
81	Т3		
82	L4		
83	N4		
84	P4		
85	Internal		

^{13.} Balls which are NC (No Connect) are Pre-Set LOW 14. Bit# 85 is Pre-Set HIGH



119-ball BGA Boundary Scan Order [13, 14]

CY	CY7C1357C (512K x 18)				
BIT#	BALL ID	BIT#	BALL ID		
1	H4	37	В6		
2	T4	38	D4		
3	T5	39	B4		
4	Т6	40	F4		
5	R5	41	M4		
6	L5	42	A5		
7	R6	43	K4		
8	U6	44	E4		
9	R7	45	G4		
10	T7	46	A4		
11	P6	47	G3		
12	N7	48	C3		
13	M6	49	B2		
14	L7	50	В3		
15	K6	51	A3		
16	P7	52	C2		
17	N6	53	A2		
18	L6	54	B1		
19	K7	55	C1		
20	J5	56	D2		
21	H6	57	E1		
22	G7	58	F2		
23	F6	59	G1		
24	E7	60	H2		
25	D7	61	D1		
26	H7	62	E2		
27	G6	63	G2		
28	E6	64	H1		
29	D6	65	J3		
30	C7	66	2K		
31	B7	67	L1		
32	C6	68	M2		
33	A6	69	N1		
34	C5	70	P1		
35	B5	71	K1		
36	G5	72	L2		

CY7C1357C (512K x 18)			
BIT#	BALL ID		
73	N2		
74	P2		
75	R3		
76	T1		
77	R1		
78	T2		
79	L3		
80	R2		
81	Т3		
82	L4		
83	N4		
84	P4		
85	Internal		



165-Ball fBGA Boundary Scan Order [13, 15]

C.	CY7C1355C (256K x 36)				
BIT#	BALL ID	BIT#	BALL ID		
1	N6	37	A9		
2	N7	38	В9		
3	10N	39	C10		
4	P11	40	A8		
5	P8	41	B8		
6	R8	42	A7		
7	R9	43	B7		
8	P9	44	В6		
9	P10	45	A6		
10	R10	46	B5		
11	R11	47	A5		
12	H11	48	A4		
13	N11	49	B4		
14	M11	50	В3		
15	L11	51	A3		
16	K11	52	A2		
17	J11	53	B2		
18	M10	54	C2		
19	L10	55	B1		
20	K10	56	A1		
21	J10	57	C1		
22	H9	58	D1		
23	H10	59	E1		
24	G11	60	F1		
25	F11	61	G1		
26	E11	62	D2		
27	D11	63	E2		
28	G10	64	F2		
29	F10	65	G2		
30	E10	66	H1		
31	D10	67	H3		
32	C11	68	J1		
33	A11	69	K1		
34	B11	70	L1		
35	A10	71	M1		
36	B10	72	J2		

CY7C1355C (256K x 36)				
BIT#	BALL ID			
73	K2			
74	L2			
75	M2			
76	N1			
77	N2			
78	P1			
79	R1			
80	R2			
81	P3			
82	R3			
83	P2			
84	R4			
85	P4			
86	N5			
87	P6			
88	R6			
89	Internal			

Note: 15. Bit# 89 is Pre-Set HIGH



165-Ball fBGA Boundary Scan Order [13, 15]

С	CY7C1357C (512K x 18)					
BIT#	BALL ID	BIT#	BALL ID			
1	N6	37	A9			
2	N7	38	В9			
3	10N	39	C10			
4	P11	40	A8			
5	P8	41	B8			
6	R8	42	A7			
7	R9	43	B7			
8	P9	44	В6			
9	P10	45	A6			
10	R10	46	B5			
11	R11	47	A5			
12	H11	48	A4			
13	N11	49	B4			
14	M11	50	В3			
15	L11	51	A3			
16	K11	52	A2			
17	J11	53	B2			
18	M10	54	C2			
19	L10	55	B1			
20	K10	56	A1			
21	J10	57	C1			
22	H9	58	D1			
23	H10	59	E1			
24	G11	60	F1			
25	F11	61	G1			
26	E11	62	D2			
27	D11	63	E2			
28	G10	64	F2			
29	F10	65	G2			
30	E10	66	H1			
31	D10	67	H3			
32	C11	68	J1			
33	A11	69	K1			
34	B11	70	L1			
35	A10	71	M1			
36	B10	72	J2			

CY7C1357C	CY7C1357C (512K x 18)				
BIT#	BALL ID				
73	K2				
74	L2				
75	M2				
76	N1				
77	N2				
78	P1				
79	R1				
80	R2				
81	P3				
82	R3				
83	P2				
84	R4				
85	P4				
86	N5				
87	P6				
88	R6				
89	Internal				

Note: 16. Bit# 89 is Pre-Set HIGH



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied55°C to +125°C Supply Voltage on V_{DD} Relative to GND...... -0.5V to +4.6VDC Voltage Applied to Outputs

DC Input Voltage.....-0.5V to V_{DD} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	3.3V - 5%/+10%	
Industrial	-40°C to +85°C		to V _{DD}

Electrical Characteristics Over the Operating Range^[17, 18]

Parameter	Description	Test Condition	ons	Min.	Max.	Unit
V_{DD}	Power Supply Voltage			3.135	3.6	V
V_{DDQ}	I/O Supply Voltage	V _{DDQ} = 3.3V		3.135	V_{DD}	V
		$V_{DDQ} = 2.5V$			2.625	
V _{OH}	Output HIGH Voltage	$V_{\rm DDQ} = 3.3 \text{V}, V_{\rm DD} = \text{Min.}, I_{\rm OH} = -4$	2.4		V	
		$V_{\rm DDQ}$ = 2.5V, $V_{\rm DD}$ = Min., $I_{\rm OH}$ = -1	.0 mA	2.0		V
V _{OL}	Output LOW Voltage	$V_{DDQ} = 3.3V, V_{DD} = Min., I_{OL} = 8.0$	mA		0.4	V
		$V_{\rm DDQ}$ = 2.5V, $V_{\rm DD}$ = Min., $I_{\rm OL}$ = 1.0	mA		0.4	V
V _{IH}	Input HIGH Voltage[17]	$V_{DDQ} = 3.3V$		2.0	V _{DD} + 0.3V	V
		$V_{DDQ} = 2.5V$		1.7	V _{DD} + 0.3V	V
$V_{\mathbb{L}}$	Input LOW Voltage[17]	$V_{DDQ} = 3.3V$		-0.3	0.8	V
		$V_{DDQ} = 2.5V$		-0.3	0.7	V
l _X	Input Load	$GND \le V_I \le V_{DDQ}$		-5	5	μΑ
	Input Current of MODE	Input = V _{SS}				μА
		Input = V _{DD}			5	μА
	Input Current of ZZ	Input = V _{SS}				μА
		Input = V _{DD}			30	μА
l _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DD}$, Output Disabled		- 5	5	μА
I _{DD}	V _{DD} Operating Supply	V _{DD} = Max., I _{OUT} = 0 mA,	7.5-ns cycle, 133 MHz		250	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	8.5-ns cycle, 117 MHz		220	mA
			10-ns cycle, 100 MHz		180	
I _{SB1}	Automatic CE Power-down Current—TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ $f = f_{MAX}$, inputs switching	All speeds		40	mA
I _{SB2}	Automatic CE Power-down Current—CMOS Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DD} - 0.3 V$, $f = 0$, inputs static			30	mA
I _{SB3}	Automatic CE Power-down Current—CMOS Inputs	V_{DD} = Max, Device Deselected, or $V_{IN} \le 0.3 \text{V}$ or $V_{IN} \ge V_{DDQ} - 0.3 \text{V}$ f = f _{MAX} , inputs switching	All speeds		40	mA
I _{SB4}	Automatic CE Power-down Current—TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{DD}$ - 0.3V or $V_{IN} \le _{0.3V}$, f = 0, inputs static	All Speeds		40	mA

^{17.} Overshoot: $V_{IH}(AC) < V_{DD} + 1.5V$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2V$ (Pulse width less than $t_{CYC}/2$). 18. $T_{Power-up}$: Assumes a linear ramp from 0V to $V_{DD}(min.)$ within 200 ms. During this time $V_{IH} \le V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Thermal Resistance^[19]


Parameter	Description	Test Conditions	TQFP Package	BGA Package	fBGA Package	Unit
Θ_{JA}		Test conditions follow standard test methods and procedures	25	25	27	°C/W
Θ _{JC}		for measuring thermal impedance, per EIA / JESD51.	9	6	6	°C/W

Capacitance^[19]


Parameter	Description	Test Conditions	TQFP Package	BGA Package	fBGA Package	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	5	5	pF
C _{CLK}	Clock Input Capacitance	V _{DD} = 3.3V. V _{DDQ} = 2.5V	5	5	5	pF
C _{I/O}	Input/Output Capacitance		5	7	7	pF

AC Test Loads and Waveforms

3.3V I/O Test Load



2.5V I/O Test Load



Notes

19. Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics Over the Operating Range [20, 21, 22, 23, 24, 25]

		133	MHz	117	MHz	100 MHz		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{POWER}	V _{DD} (Typical) to the First Access ^[22]	1		1		1		ms
Clock			1		II.	l		
t _{CYC}	Clock Cycle Time	7.5		8.5		10		ns
t _{CH}	Clock HIGH	3.0		3.2		4.0		ns
t _{CL}	Clock LOW	3.0		3.2		4.0		ns
Output Times	1		1		1	l .		
t _{CDV}	Data Output Valid after CLK Rise		6.5		7.0		7.5	ns
t _{DOH}	Data Output Hold after CLK Rise	2.0		2.0		2.0		ns
t _{CLZ}	Clock to Low-Z ^[23, 24, 25]	0		0		0		ns
t _{CHZ}	Clock to High-Z ^[23, 24, 25]		3.5		3.5		3.5	ns
t _{OEV}	OE LOW to Output Valid		3.5		3.5		3.5	ns
t _{OELZ}	OE LOW to Output Low-Z ^[23, 24, 25]	0		0		0		ns
t _{OEHZ}	OE HIGH to Output High-Z ^[23, 24, 25]		3.5		3.5		3.5	ns
Set-up Times			1		II.	l		
t _{AS}	Address Set-up before CLK Rise	1.5		1.5		1.5		ns
t _{ALS}	ADV/LD Set-up before CLK Rise	1.5		1.5		1.5		ns
t _{WES}	WE, BW _X Set-up before CLK Rise	1.5		1.5		1.5		ns
t _{CENS}	CEN Set-up before CLK Rise	1.5		1.5		1.5		ns
t _{DS}	Data Input Set-up before CLK Rise	1.5		1.5		1.5		ns
t _{CES}	Chip Enable Set-Up before CLK Rise	1.5		1.5		1.5		ns
Hold Times		•		•		•	•	
t _{AH}	Address Hold after CLK Rise	0.5		0.5		0.5		ns
t _{ALH}	ADV/LD Hold after CLK Rise	0.5		0.5		0.5		ns
t _{WEH}	WE, BW _X Hold after CLK Rise	0.5		0.5		0.5		ns
t _{CENH}	CEN Hold after CLK Rise	0.5		0.5		0.5		ns
t _{DH}	Data Input Hold after CLK Rise	0.5		0.5		0.5		ns
t _{CEH}	Chip Enable Hold after CLK Rise	0.5		0.5		0.5		ns

^{20.} Timing reference level is 1.5V when V_{DDQ} = 3.3V and is 1.25V when V_{DDQ} = 2.5V.
21. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
22. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD}(minimum) initially, before a Read or Write operation can be initiated.

^{23.} t_{CHZ}, t_{CLZ}, t_{CLZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.


24. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions

25. This parameter is sampled and not 100% tested.



Switching Waveforms

Read/Write Waveforms^[26, 27, 28]



Notes:

26. For this waveform ZZ is tied LOW.


27. When $\overline{\text{CE}}$ is LOW, $\overline{\text{CE}}_1$ is LOW, CE₂ is HIGH and $\overline{\text{CE}}_3$ is LOW. When $\overline{\text{CE}}$ is HIGH, $\overline{\text{CE}}_1$ is HIGH or CE₂ is LOW or $\overline{\text{CE}}_3$ is HIGH.

28. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



Switching Waveforms (continued)

NOP, STALL AND DESELECT Cycles^[26, 27, 29]



Note:


29. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates CEN being used to create a pause. A write is not performed during this cycle.

DON'T CARE WUNDEFINED



Switching Waveforms (continued)

ZZ Mode Timing [30, 31]



Notes:

30. Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device. 31. DQs are in high-Z when exiting ZZ sleep mode.

Ordering Information

Speed (MHz)	Ordering Code	Package Name	Part and Package Type	Operating Range		
133	CY7C1355C-133AC CY7C1357C-133AC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Commercial		
	CY7C1355C-133AI CY7C1357C-133AI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Industrial		
	CY7C1355C-133BGC	BG119	, , , , , , , , , , , , , , , , , , , ,			
	CY7C1357C-133BGC		JTAG			
	CY7C1355C-133BGI	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and	Industrial		
	CY7C1357C-133BGI		JTAG			
	CY7C1355C-133BZC	BB165D	BB165D 165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG			
	CY7C1357C-133BZC					
	CY7C1355C-133BZI	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm)	Industrial		
	CY7C1357C-133BZI		3 Chip Enables and JTAG			
117	CY7C1355C-117AC CY7C1357C-117AC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Commercial		
	CY7C1355C-117AI CY7C1357C-117AI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Industrial		
	CY7C1355C-117BGC BG119 119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and		Commercial			
	CY7C1357C-117BGC		JTAG			
	CY7C1355C-117BGI BG119 119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and		Industrial			
	CY7C1357C-117BGI		JTAG			

Shaded areas contain advance information.
Please contact your local sales representative for availability of these parts.



Ordering Information (continued)

Speed (MHz)	Ordering Code	Package Name	Part and Package Type	Operating Range
	CY7C1355C-117BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm)	Commercial
	CY7C1357C-117BZC		3 Chip Enables and JTAG	
	CY7C1355C-117BZI	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm)	Industrial
	CY7C1357C-117BZI		3 Chip Enables and JTAG	
100	CY7C1355C-100AC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Commercial
	CY7C1357C-100AC		3 Chip Enables	
	CY7C1355C-100AI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Industrial
	CY7C1357C-100AI		3 Chip Enables	
	CY7C1355C-100BGC	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and	Commercial
	CY7C1357C-100BGC		JTAG	
	CY7C1355C-100BGI	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and	Industrial
	ICY7C1357C-100BGI		JTAG	
	CY7C1355C-100BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm)	Commercial
	CY7C1357C-100BZC		3 Chip Enables and JTAG	
	CY7C1355C-100BZI	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm)	Industrial
	CY7C1357C-100BZI		3 Chip Enables and JTAG	


Shaded areas contain advance information.
Please contact your local sales representative for availability of these parts.



Package Diagrams

100-pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101


DIMENSIONS ARE IN MILLIMETERS.






Package Diagrams (continued)

119-Lead PBGA (14 x 22 x 2.4 mm) BG119






51-85115-*B



Package Diagrams (continued)

165 FBGA 13 x 15 x 1.40 MM BB165D



NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology. All product and company names mentioned in this document are the trademarks of their respective holders.