
Advance Information June 2000




1.65V to 3.6V 512K×16 Intelliwatt[™] low power CMOS SRAM with one chip enable

Features

- AS6UA51216
- ASOUAS1216
 Intelliwatt[™] active power circuitry
 Industrial and commercial temperature ranges available
 Organization: 524,288 words × 16 bits
 2.7V to 3.6V at 55 ns
 2.3V to 2.7V at 70 ns
 1.65V to 2.3V at 100 ns
 Low neuron commutation: ACTIVE


- Low power consumption: ACTIVE
- 144 mW at 3.6V and 55 ns
- 68 mW at 2.7V and 70 ns
- 28 mW at 2.3 V and 100 ns

Logic block diagram



- Low power consumption: STANDBY
- 72 μW max at 3.6V
 41 μW max at 2.7V
 28 μW max at 2.3V
- 1.2V data retention
- Equal access and cycle times
- Easy memory expansion with CS, OE inputs
- Smallest footprint packages
- 48-ball FBGA
 400-mil 44-pin TSOP II
- ESD protection ≥ 2000 volts
- Latch-up current $\geq 200 \text{ mA}$

Pin arrangement (top view)



Note: A "MODE" pad is to be placed between pins 33 and 34 and 11 and 12, shorted. The bonding of this pad to V_{CC} or V_{SS} configures the device. There should Solution in the chip was extra V_{CC} to separate out Array from Peripheral and Two-Mode Pads.

	48-CSP Ball-Grid-Array Package								
	1	2	3	4	5	6			
А	LB	OE	A0	A1	A2	NC			
В	I/09	UB	A3	A4	CS	I/01			
С	I/010	I/011	A5	A6	I/02	I/03			
D	V _{SS}	I/012	A17	A7	I/04	V _{CC}			
Е	V _{CC}	I/013	V _{SS}	A16	I/05	V _{SS}			
F	I/015	I/014	A14	A15	I/06	I/07			
G	I/016	NC	A12	A13	WE	I/08			
Η	A18	A8	A9	A10	A11	NC			

Selection guide

0	V _{CC} Range				Power Dissipation		
	Min	Typ ²	Max	Speed	Operating (I _{CC1})	Standby (I _{SB2})	
Product	(V)	(V)	(V)	(ns)	Max (mA)	Max (µA)	
AS6UA51216	2.7	3.0	3.6	55	2	20	
AS6UA51216	2.3	2.5	2.7	70	1	15	
AS6UA51216	1.65	2.0	2.3	100	1	12	

ALLIANCE SEMICONDUCTOR

1

Functional description

The AS6UA51216 is a low-power CMOS 8,388,608-bit Static Random Access Memory (SRAM) device organized as 524,288 words \times 16 bits. It is designed for memory applications where slow data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 55/70/100 ns are ideal for low-power applications. Active high and low chip enables (\overline{CS}) permit easy memory expansion with multiple-bank memory systems.

When \overline{CS} is high, or \overline{UB} and \overline{LB} are high, the device enters standby mode: the AS6UA51216 is guaranteed not to exceed 72 μ W power consumption at 3.6V and 55ns; 41 μ W at 2.7V and 70 ns; or 28 μ W at 2.3V and 100 ns. The device also returns data when V_{CC} is reduced to 1.5V for even lower power consumption.

A write cycle is accomplished by asserting write enable (WE) and chip enable (CS) low, and UB and/or LB low. Data on the input pins I/O1–O16 is written on the rising edge of WE (write cycle 1) or CS (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}).

A read cycle is accomplished by asserting output enable (\overline{OE}), chip enable (\overline{CS}), \overline{UB} and \overline{LB} low, with write enable (\overline{WE}) high. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, or (\overline{UB}) and (\overline{LB}), output drivers stay in high-impedance mode.

These devices provide multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and read. LB controls the lower bits, I/O1–I/O8, and UB controls the higher bits, I/O9–I/O16.

All chip inputs and outputs are CMOS-compatible, and operation is from either a single 1.65V to 3.6V supply. Device is available in the JEDEC standard 400-mL, TSOP II, and 48-ball FBGA packages.

Absolute maximum ratings

Parameter	Device	Symbol	Min	Max	Unit
Voltage on V_{CC} relative to V_{SS}		V _{tIN}	-0.5	$V_{CC} + 0.5$	V
Voltage on any I/O pin relative to GND		V _{tI/O}	-0.5		V
Power dissipation		P _D	_	1.0	W
Storage temperature (plastic)		T _{stg}	-65	+150	°C
Temperature with V _{CC} applied		T _{bias}	-55	+125	°C
DC output current (low)		I _{OUT}	_	20	mA

Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

					Supply			
CS	WE	ŌĒ	LB	UB	Current	I/01–I/08	I/09–I/016	Mode
Н	Х	Х	Х	Х	I _{SB}	High Z	High Z	Standby (I _{SB})
L	X	Х	Н	Н	12B			Standby (ISB)
L	Н	Н	Х	Х	I _{CC}	High Z	High Z	Output disable (I_{CC})
			L	Н		D _{OUT}	High Z	
L	Н	L	Н	L	I _{CC}	High Z	D _{OUT}	Read (I _{CC})
			L	L		D _{OUT}	D _{OUT}	
			L	Н		D _{IN}	High Z	
L	L	Х	Н	L	I _{CC}	High Z	D _{IN}	Write (I _{CC})
			L	L		D _{IN}	D _{IN}	

Key: X = Don't care, L = Low, H = High.



Recommended operating condition (over the operating range)

Parameter	Description	Test	Conditions	Min	Max	Unit	
		$I_{OH} = -2.1 \text{mA}$	$V_{CC} = 2.7V$	2.4			
V _{OH}	Output HIGH Voltage	$I_{OH} = -0.5 mA$	$V_{CC} = 2.3V$	2.0		V	
		$I_{OH} = -0.1 \text{mA}$	$V_{\rm CC} = 1.65 \rm V$	1.5			
		$I_{OL} = 2.1 \text{mA}$	$V_{CC} = 2.7 V$		0.4		
V _{OL}	Output LOW Voltage	$I_{OL} = 0.5 mA$	$V_{CC} = 2.3V$		0.4	V	
		$I_{OL} = 0.1 mA$	$V_{CC} = 1.65V$		0.2		
			$V_{CC} = 2.7 V$	2.2	$V_{\rm CC} + 0.5$		
V _{IH}	Input HIGH Voltage		$V_{CC} = 2.3V$	2.0	$V_{CC} + 0.3$	V	
			$V_{CC} = 1.65V$	1.4	$V_{CC} + 0.3$		
			$V_{CC} = 2.7 V$	-0.5	0.8		
V _{IL}	Input LOW Voltage		$V_{CC} = 2.3V$	-0.3	0.6	V	
			$V_{CC} = 1.65V$	-0.3	0.4		
I _{IX}	Input Load Current	GND	$\leq V_{\rm IN} \leq V_{\rm CC}$	-1	+1	μA	
I _{OZ}	Output Load Current	$GND \le V_O \le V_{CC_2}$ Outputs High Z		-1	+1	μA	
		$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{V}_{\text{IN}} = \text{V}_{\text{IL}}$	$V_{CC} = 3.6V$		2		
I _{CC}	V _{CC} Operating Supply Current	or V_{IH} , $I_{OUT} = 0mA$,	$V_{CC} = 2.7 V$		1	mA	
	ourient	$\mathbf{f} = 0$	$V_{CC} = 2.3V$		1		
1 0		$\overline{\text{CS}} \le 0.2$ V, $V_{\text{IN}} \le 0.2$ V	$V_{CC} = 3.6V$		4		
I _{CC1} @ 1 MHz	Average V _{CC} Operating Supply Current at 1 MHz	or $V_{\rm IN}$ \geq $V_{\rm CC}$ – 0.2V,	$V_{CC} = 2.7 V$		2	mA	
1 101112		f = 1 mS	$V_{CC} = 2.3V$		2		
		777 17 17 17	$V_{CC} = 3.6V (55/70/100 \text{ mS})$		40/30/20		
I _{CC2}	Average V _{CC} Operating Supply Current	$CS \neq V_{IL}, V_{IN} = V_{IL} \text{ or} V_{IH}, f = f_{Max}$	$V_{\rm CC} = 2.7 V \ (55/70/100 \text{ mS})$		30/25/15	mA	
	Supply Current	• IH, I — IMax	$V_{\rm CC} = 2.3 V (55/70/100 \text{ mS})$		25/10/12		
		$\overline{\text{CS}} \ge V_{\text{IH}} \text{ or } \overline{\text{UB}} = \overline{\text{LB}}$	$V_{CC} = 3.6V$		100		
I _{SB}	CS Power Down Current; TTL Inputs	\geq V _{IH} , other inputs =	$V_{CC} = 2.7 V$		100	μA	
	111 Inpus	V_{IL} or V_{IH} , $f = 0$	$V_{CC} = 2.3V$		100		
		$\overline{\text{CS}} \ge V_{\text{CC}} - 0.2 \text{V} \text{ or}$	$V_{CC} = 3.6V$		20		
I _{SB1}	CS Power Down Current;	$\frac{\text{UB} = \text{LB} \ge \text{V}_{\text{CC}} - 0.2\text{V}}{\text{other inputs} = 0\text{V} - 0.2\text{V}}$	$V_{CC} = 2.7 V$		15	μA	
	CMOS Inputs	$V_{CC}, f = f_{Max}$	$V_{CC} = 2.3V$		12		
I _{SBDR}	Data Retention	$\label{eq:VCC} \begin{split} \frac{\text{CS}}{\text{UB}} &= \text{V}_{\text{CC}} - 0.1\text{V},\\ \text{UB} &= \text{LB} = \text{V}_{\text{CC}} - 0.1\text{V}\\ \text{f} &= 0 \end{split}$	$V_{CC} = 1.2V$		2	μΑ	

Capacitance (f = 1 MHz, $T_a = Room$ temperature, $V_{CC} = NOMINAL$)

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	A, CS, WE, OE, LB, UB	$V_{IN} = 0V$	5	pF
I/O capacitance	C _{I/O}	I/O	$V_{\rm IN} = V_{\rm OUT} = 0V$	7	pF




Read cycle (over the op	perating	range)							
		—,	55		70	-1	00		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	55	-	70	-	100	-	ns	
Address access time	t _{AA}	-	55	Ι	70	-	100	ns	3
Chip enable (\overline{CS}) access time	t _{ACS}	-	55	-	70	-	100	ns	3
Output enable (OE) access time	t _{OE}	_	25	_	35	-	50	ns	
Output hold from address change	t _{OH}	10	-	10	-	15	_	ns	5
CS o output in low Z	t _{CLZ}	10	-	10	-	10	-	ns	4, 5
CS high to output in high Z	t _{CHZ}	0	20	0	20	0	20	ns	4, 5
OE low to output in low Z	t _{OLZ}	5	-	5	-	5	-	ns	4, 5
UB/LB access time	t _{BA}	-	55	Ι	70	-	100	ns	
$\overline{UB}/\overline{LB}$ low to low Z	t _{BLZ}	10	-	10	-	10	-	ns	4, 5
$\overline{\text{UB}}/\overline{\text{LB}}$ high to high Z	t _{BHZ}	0	20	0	20	0	20	ns	4, 5
OE high to output in high Z	t _{OHZ}	0	20	0	20	0	20	ns	4, 5
Power up time	t _{PU}	0	-	0	-	0	-	ns	4, 5
Power down time	t _{PD}	-	55	-	70	-	100	ns	4, 5
Shaded areas indicate preliminary i	information.								
Key to switching wave	forms								
Rising input Falling input Undefined/don't care									
Read waveform 1 (address controlled)									
Address						X			
		→ t _{OH}	t _{AA} _			t	ОН ј←		

Read cycle (over the operating range)

Read waveform 2 (CS, OE, UB, LB controlled)

Previous data valid



t_{OH}

Data valid

D_{OUT}




Write cycle (over the operating range)


		-{	55	-7	70	-1	00		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{WC}	55	-	70	-	100	-	ns	
Chip enable to write end	t _{CW}	40	-	60	-	80	-	ns	12
Address setup to write end	t _{AW}	40	_	60	_	80	_	ns	
Address setup time	t _{AS}	0	_	0	_	0	_	ns	12
Write pulse width	t _{WP}	35	-	55	-	70	_	ns	
Address hold from end of write	t _{AH}	0	-	0	-	0	-	ns	
Data valid to write end	t _{DW}	25	-	30	-	40	-	ns	
Data hold time	t _{DH}	0	-	0	-	0	_	ns	4, 5
Write enable to output in high Z	t _{WZ}	0	20	0	20	0	20	ns	4, 5
Output active from write end	t _{OW}	5	-	5	-	5	_	ns	4, 5
UB/LB low to end of write	t _{BW}	35	-	55	-	70	_	ns	

Shaded areas indicate preliminary information.

Write waveform 1 (WE controlled)




Write waveform 2 ($\overline{\text{CS}}$ controlled)




ALLIANCE SEMICONDUCTOR


Data retention characteristics (over the operating range) Test conditions Parameter **Symbol** Min Max Unit V_{CC} for data retention $V_{CC} = 1.2V$ 1.2VVDR 3.6 V $\overline{\text{CS}} \ge \widetilde{\text{V}}_{\text{CC}} - 0.1 \text{V} \text{ or}$ 2 Data retention current mA I_{CCDR} _ $$\begin{split} \textbf{UB} &= \textbf{LB} = > \textbf{V}_{CC} - \textbf{0.1V} \\ \textbf{V}_{IN} &\geq \textbf{V}_{CC} - \textbf{0.1V} \text{ or} \end{split}$$ 0 Chip deselect to data retention time _ ns t_{CDR} Operation recovery time $V_{IN} \le 0.1V$ t_R ns t_{RC}

Data retention waveform



AC test loads and waveforms






Parameters	$V_{CC} = 3.0V$	$V_{CC} = 2.5V$	$V_{CC} = 2.0V$	Unit
R1	1105	16670	15294	Ohms
R2	1550	15380	11300	Ohms
R _{TH}	645	8000	6500	Ohms
V _{TH}	1.75V	1.2V	0.85V	Volts


Notes

- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on \overline{CS} is required to meet I_{SB} specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see AC Test Conditions.
- 4 t_{CLZ} and t_{CHZ} are specified with C_L = 5pF as in Figure C. Transition is measured \pm 500 mV from steady-state voltage.
- 5 This parameter is guaranteed, but not tested.
- 6 WE is HIGH for read cycle.
- 7 $\overline{\text{CS}}$ and $\overline{\text{OE}}$ are LOW for read cycle.
- 8 Address valid prior to or coincident with CS transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 CS or WE must be HIGH during address transitions. Either CS or WE asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 N/A.
- 13 1.2V data retention applies to commercial and industrial temperature range operations.
- 14 C = 30pF, except at high Z and low Z parameters, where C = 5pF.






Package diagrams and dimensions



	44-pin	TSOP II
	Min	Max
	(mm)	(mm)
А		1.2
A ₁	0.05	
A ₂	0.95	1.05
b	0.25	0.45
С	0.15 (t	ypical)
d	20.85	21.05
е	10.06	10.26
H _e	11.56	11.96
E	0.80 (t	ypical)
l	0.40	0.60



	Minimum	Typical	Maximum
А	-	0.75	_
В	6.90	7.00	7.10
B1	-	3.75	_
С	8.4	8.5	8.6
C1	-	5.25	-
D	0.30	0.35	0.40
Е	-	_	1.20
E1	-	0.68	-
E2	0.22	0.25	0.27
Y	-	_	0.08

Notes

- 1. Bump counts: 48 (8 row \times 6 column).
- 2. Pitch: $(x,y) = 0.75 \text{ mm} \times 0.75 \text{ mm}$ (typ).
- 3. Units: millimeters.
- 4. All tolerance are \pm 0.050 unless otherwise specified.
- 5. Typ: typical.
- 6. Y is coplanarity: 0.08 (max).



Ordering codes

Speed (ns)	Ordering Code	Package Type	Operating Range	
	AS6UA51216-TC	44-pin TSOP II	Commercial	
55/70/100	AS6UA51216-BC	48-ball fine pitch BGA	commercial	
33/ 10/ 100	AS6UA51216-TI	44-pin TSOP II	Industrial	
	AS6UA51216-BI	48-ball fine pitch BGA	muusuiai	

Part numbering system

ſ	AS6UA	51216	B, T	С, І
	SRAM Intelliwatt [™] prefix	Device number	Package: T: TSOP II B: CSP BGA	Temperature range: C: Commercial: 0° C to 70° C I: Industrial: –40° C to 85° C

6/27/00

ALLIANCE SEMICONDUCTOR

Copyright ©2000 Alliance Semiconductor Corporation (Alliance)'s three-point logo, our name, and intelliwatt^{MA} are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this web site and its products at any time without ndrice. Alliance assumes no responsibility for any errors that may appear in this web site. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as expressly agreed to in Alliance's Terms and Conditions of Sale (available from Alliance). All sales of Alliance products from Alliance does not convey a license under any patent rights, mask works rights, trademarks, or any other intellectual property rights of Alliance cortine and the convey a license under any patent rights, mask works rights, trademarks, or any other intellectual property rights of Alliance or othird parties. Alliance does not convey a license under any patent rights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not convey a license under any patent rights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not convey a license under any patent rights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not convey a license under any patent rights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not convey a license under any patent rights, and works rights, trademarks or trademarks or any other intellectual property rights of Alliance or third parties.