

P-Channel 40-V (D-S) MOSFET

CHARACTERISTICS

- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125° C temperature ranges under the pulsed 0-V to 10-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

SUBCIRCUIT MODEL SCHEMATIC

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

SPICE Device Model SUM110P04-05 **Vishay Siliconix**




SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static			•		
Gate Threshold Voltage	V _{GS(th)}	V_{DS} = V_{GS} , I_D = $-250 \ \mu A$	2.8		V
On-State Drain Current ^a	I _{D(on)}	$V_{\text{DS}} \geq -5$ V, V_{GS} = -10 V	982		А
Drain-Source On-State Resistance ^a	r _{DS(on)}	V_{GS} = -10 V, I _D = -20 A	0.0040	0.0041	Ω
Forward Transconductance ^a	g _{fs}	$V_{DS} = -15 \text{ V}, \text{ I}_{D} = -20 \text{ A}$	126	75	S
Diode Forward Voltage ^a	V _{SD}	I _S = -20 A	-0.88	-80	V
Dynamic ^b			•		
Input Capacitance	C _{iss}	V_{GS} = 0 V, V_{DS} = –25 V, f = 1 MHz	9687	11300	pF
Output Capacitance	C _{oss}		1524	1510	
Reverse Transfer Capacitance	C _{rss}		844	1000	
Total Gate Charge ^c	Qg		195	185	
Gate-Source Charge ^c	Q _{gs}	$V_{\rm DS}$ = -20 V, $V_{\rm GS}$ = -10 V, $I_{\rm D}$ = -20 A	48	48	nC
Gate-Drain Charge ^c	Q _{gd}		42	42	

Notes

a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2%. b. Guaranteed by design, not subject to production testing. c. Independent of operating temperature.



SPICE Device Model SUM110P04-05 Vishay Siliconix



Note: Dots and squares represent measured data.