

SANYO Semiconductors **DATA SHEET**

LB11889M — For VCR Capstan Three-Phase Brushless Motor Driver

Overview

The LB11889M is three-phase brushless motor driver for VCR capstan motors.

Features

- 3-phase full-wave current linear drive.
- Torque ripple correction circuit (fixed correction ratio).
- Current limiter circuit with control characteristics gain switching.
- Output stage upper/lower oversaturation prevention circuit (No external capacitor required).
- FG amplifier built in.
- Thermal shutdown circuit built in.

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum power supply voltage	V _{CC} max		7	V
	VS max		24	V
Maximum output current	I _O max		1.3	Α
Allowable power dissipation voltage	Pd max	Independent IC	950	mW
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-55 to +150	°C

Allowable Operating Range at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	VS		5 to 22	V
	Vcc		4.5 to 5.5	V
Hall input amplitude	VHALL	Between hall inputs	±30 to ±80	mVo-p
GSENSE input range	VGSENSE	Relative to the control system GND	-0.20 to +0.20	V

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.


LB11889M

Electrical Characteristics at $Ta = 25^{\circ}C$, $V_{CC} = 5V$, VS = 15V

				Ratings		
Parameter	Symbol	Conditions	min	typ	max	Unit
V _{CC} power supply current	^I cc	$R_L = \infty$, VCTL = 0V, VLIM = 0V (at static mode)		12	18	mA
Output						
Output saturation voltage	V _O sat1	$I_O = 500$ mA, Rf = 0.5Ω , sink+source		2.1	2.6	
	V+0	VCTL = VLIM = 5V (With saturation prevention)				V
	V _O sat2	$I_O = 1.0A$, Rf = 0.5Ω, sink+source VCTL = VLIM = 5V (With saturation prevention)		2.6	3.5	
Output leak current	l _O leak				1.0	mA
FR			•	'		
FR pin input threshold voltage	VFSR		2.25	2.50	2.75	V
FR pin input input bias current	lb (FSR)		-5.0			μА
Control				u u		ı
CTLREF pin voltage	VCREF		2.37	2.50	2.63	V
CTLREF pin input range	VCREF IN		1.70		3.50	V
CTL pin input bias current	lb (CTL)	VCTL = 5V, CTLREF : OPEN			8.0	μА
CTL pin control start voltage	VCTL (ST)	Rf = 0.5Ω, VLIM = 5V, I _O ≥10mA	0.00	0.05	0.50	,,
		With hall input logic fixed (U, V, W = H, H, L)	2.20	2.35	2.50	V
CTL pin control switching voltage	VCTL (ST2)	Rf = 0.5Ω , VLIM = $5V$	3.00	3.15	3.30	V
CTL pin control Gm1	Gm1 (CTL)	Rf = 0.5Ω , $\Delta I_O = 200$ mA	0.52	0.65	0.78	A/V
		With hall input logic fixed (U, V, W = H, H, L)	0.02	0.00	0.70	700
CTL pin control Gm2	Gm2 (CTL)	Rf = 0.5Ω , Δ VCTL = 200 mV	1.20	1.50	1.80	A/V
Current limiter		With hall input logic fixed (U, V, W = H, H, L)				
	\	DE OSO VOTE SVELSAGEA				
LIM current limiter offset voltage	Voff (LIM)	Rf = 0.5Ω , VCTL = $5V$, $I_O \ge 10mA$ With hall input logic fixed (U, V, W = H, H, L)	140	200	260	mV
LIM pin input bias current	Ib (LIM)	VCTL = 5V, CTLREF : OPEN, VLIM = 0V	-2.5			μА
LIM pin current limiter level	llim	Rf = 0.5Ω, VCTL = 5V, VLIM = 2.06V				
		With hall input logic fixed (U, V, W = H, H, L)	830	900	970	mA
Hall amplifier						
Hall amplifier input offset voltage	Voff (HALL)		-6		+6	mV
Hall amplifier input bias current	lb (HALL)			1.0	3.0	μА
Hall amplifier common-mode	VCM (HALL)		1.3		3.3	V
TRC						
Torque ripple correction factor	TRC	At bottom and peak of Rf waveform at I _O = 200mA		9		%
AD I nin voltage	\/AD.I	(RF = $0.5Ω$, ADJ-OPEN) Note 2	0.07	0.50		
ADJ pin voltage	VADJ		2.37	2.50	2.63	V
FG amplifier	\/ (((FO)	Т				
FG amplifier input offset voltage	Voff (FG)		-8		+8	mV
FG amplifier input bias current	Ib (FG)		-100			nA
FG amplifier output saturation voltage	V _O sat (FG)	At internal pull-up resistor on the sink side			0.5	V
FG amplifier common-mode input voltage	VCM (FG)		0.5		4.0	V
Saturation	<u>I</u>	1	1			1
Saturation prevention circuit lower	V _O sat	Voltage between each OUT and Rf at I _O = 10mA,				
set voltage	(DET)	Rf = 0.5Ω , VCTL = VLIM = 5V	0.175	0.25	0.325	V
TSD						
TSD operating temperature	T-TSD	(Design target) Note.1		180		°C
TSD temperature hysteresis width	ΔTSD	(Design target) Note.1		20		°C


Note 1. No measurements are made on the parameters with Note (Design target).


Note 2. The torque ripple correction factor is obtained based on the voltage waveform across Rf as shown below.



Package Dimensions

unit : mm (typ) 3280A





Truth Table and Control Function


	O Cial		Hall input		
	$Source \to Sink$	U	٧	W	FR
1	$V \to W$	Н	Н	L	Н
1	$W \to V$	П	н	L	L
2	$U\toW$	Н	L	L	Ι
	$W \to U$	н	L	L	L
3	$U\toV$	Н	L	Н	Ι
3	$V\toU$				L
4	$W \to V$	L	L	Н	I
	$V \rightarrow W$	١			L
5	$W\toU$	L	Н	Н	Ι
	$U\toW$				L
6	$V \rightarrow U$	L	Н	1	Н
	$U \rightarrow V$			L	L


Note) "H" for FR represents a voltage of 2.75V or greater; "L" represents a voltage of 2.25V or lower (at $V_{CC} = 5V$). Note) Input "H" for all input represents that (+) is higher than each phase input (-) by 0.01V or greater; input "L"

represents that (+) is lower than each phase input (-) by 0.01V or greatre.

Note) Since this drive scheme is the 180° energizing scheme, phases other than Sink, Source phases are not turned OFF.

Control Function & Current Limiter Function






LB11889M

Pin Functions

Pin name	Pin no.	Functions			
FGIN (-)	3	Input pin for the FG amplifier to be used with inverted input.			
		A feedback resistor is connected between this pin and FG OUT.			
FGIN (+)	4	Noninverting input pin for the FG amplifier to be used as differential input. No bias is applied internally.			
FG-OUT	5	FG amplifier output pin with resistive load internally.			
CTL	6	Speed control pin. Control is performed by means of constant current drive which is applied by current feedback from Rf. $Gm = 0.65AVV \& 1.50AV TYP$ at $Rf = 0.5\Omega$			
CTLREF	7	Control reference voltage pin. The voltage is set at approximately $V_{CC}/2$ internally, but can be varied by applying a voltage through a low impedance. (The input impedance is approximately 2.5k Ω .)			
LIM	8	Current limiter function control pin. This pin voltage is capable of varying the output current linealy. Slope = 0.5 A/V TYP at Rf = 0.5 Ω			
FC	9	Speed control loop's frequency characteristics correction pin.			
U _{IN} +, U _{IN} -	10, 11	U phase hall element input pin. "H" for logic represents IN+>IN			
V _{IN} +, V _{IN} -	12, 13	V phase hall element input pin. "H" for logic represents IN+>IN			
W _{IN} +, W _{IN} -	14, 15	W phase hall element input pin. "H" for logic represents IN+>IN			
Vcc	16	Power supply pin used to supply to each circuit other than the output blocks inside the IC.			
		This voltage must be stabilized to reject noise and ripple.			
VS	21	Power supply pin for output blocks.			
ADJ	22	Pin to be used to adjust the torque ripple correction factor externally.			
		When adjusting the correction factor, apply voltage externally to the ADJ pin through a low impedance.			
		Increasing the applied voltage decreases the correction factor; lowering the applied voltage increases the correction			
		factor.			
		The rate of change, when left open, ranges approximately from 0 to 2 times.			
		(Approximately V _{CC} /2 is set internally and the input impedance is approximately 5kΩ.)			
Rf (PWR)	23	Output current detection pins. Current feedback is provided to the control blocks by connecting Rf between the pins and			
Rf (SNS)	31	GND. The operation of the lower over-saturation prevention circuit and torque ripple correction circuit depends on the pin voltage.			
		In particular, since the oversaturation prevention level is set by the pin voltage, decreasing the Rf value extremely may			
		cause the lower over-saturation prevention to work less efficiently in the large current region. The PWR pin and SENSE			
		pin must be connected.			
U _{OUT}	26	U phase output pin			
VOUT	27	V phase output pin (With spark killer diode built in)			
WOUT	28	W phase output pin			
GSENSE	32	GND sensing pin.			
		By connecting this pin to GND in the vicinity of the Rf resistor side of the Rf included motor GND wiring, the influence			
		that the GND common impedance exerts on Rf can be excluded. (Must not be left open.)			
FR	33	Forward/reverse select pin.			
		This pin voltage determines forward/reverse. (Vth = $2.5V$ typ. At $V_{CC} = 5V$)			
GND	34	GND for other than output transistors.			

Each Input/Output Equivalent Circuit




Continued on next page.


LB11889M

Pin name	Input/output equivalent circuit
FG _{IN} (-) FG _{IN} (+)	Aug Aug
	FG _{IN} (+) 300Ω FG _{IN} (+)
FGOUT FC	VCC VCC FGOUT 300Ω FC

Block Diagram




Pin Assignment



Note: Although the FRAME pins and the GND pin are not connected internally in the IC, the FRAME pins must be connected to the GND pin externally for ground potential stabilization.

Sample Application Circuit



Note) The component values shown in this application circuit example one merely provided as examples, and circuit operating characteristics are not guaranteed.

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 2006. Specifications and information herein are subject to change without notice.