# **4:1 Differential Multiplexer**

The MC10/100EP57 is a fully differential 4:1 multiplexer. By leaving the SEL1 line open (pulled LOW via the input pulldown resistors) the device can also be used as a differential 2:1 multiplexer with SEL0 input selecting between D0 and D1. The fully differential architecture of the EP57 makes it ideal for use in low skew applications such as clock distribution.

The SEL1 is the most significant select line. The binary number applied to the select inputs will select the same numbered data input (i.e., 00 selects D0).

Multiple  $V_{BB}$  outputs are provided for single-ended or AC coupled interfaces. In these scenarios, the  $V_{BB}$  output should be connected to the data bar inputs and bypassed via a  $0.01\mu F$  capacitor to ground. Note that the  $V_{BB}$  output can source/sink up to 0.5 mA of current without upsetting the voltage level. All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to power supply to guarantee proper operation

- 350ps Typical Propagation Delays
- Typical Frequency 3.0GHz
- 20-Lead TSSOP Package
- PECL mode: 3.0V to 5.5V  $V_{CC}$  with  $V_{EE} = 0V$
- ECL mode: 0V V<sub>CC</sub> with  $V_{EE} = -3.0V$  to -5.5V
- Internal Input Resistors: Pulldown on D,  $\overline{D}$
- Q Output will default LOW with inputs open or at VEE
- ESD Protection: >2KV HBM, >100V MM
- V<sub>BB</sub> Outputs
- New Differential Input Common Mode Range
- Moisture Sensitivity Level 1, Indefinite Time Out of Drypack.
   For Additional Information, See Application Note AND8003/D
- Useful as Either 4:1 or 2:1 Multiplexer
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 584 devices




Figure 1. 20-Lead TSSOP (Top View) and Logic Diagram




### ON Semiconductor

http://onsemi.com



TSSOP-20 DT SUFFIX CASE 948E

#### **MARKING DIAGRAM**



XXXX = MC10 or 100

A = Assembly Location

L = Wafer Lot Y = Year

W = Work Week

<sup>\*</sup>For additional information, see Application Note AND8002/D

PIN DESCRIPTION								
PIN	FUNCTION							
D0-3, $\overline{\text{D0-3}}$ ECL Diff. Data Inputs								
SEL0, 1	ECL Mux Select Inputs							
V <sub>BB1</sub> , V <sub>BB2</sub>	ECL Reference Output Voltage							
$Q, \overline{Q}$	ECL Data Outputs							
VCC	Positive Supply							
VEE	Negative, 0 Supply							

#### **FUNCTION TABLE**

SEL1	SEL0	DATA OUT
L H H	L I L I	D0, <u>D0</u> D1, <u>D1</u> D2, <u>D2</u> D3, <u>D3</u>

### **ORDERING INFORMATION**

Device	Package	Shipping
MC10EP57DT	TSSOP	75 Units/Rail
MC10EP57DTR2	TSSOP	2500 Tape & Reel
MC100EP57DT	TSSOP	75 Units/Rail
MC100EP57DTR2	TSSOP	2500 Tape & Reel

#### **MAXIMUM RATINGS\***

Symbol	Parameter		Value	Unit
VEE	Power Supply (V <sub>CC</sub> = 0V)	-6.0 to 0	VDC	
Vcc	Power Supply (VEE = 0V)		6.0 to 0	VDC
VI	Input Voltage (V <sub>CC</sub> = 0V, V <sub>I</sub> not more negative tha	n V <sub>EE</sub> )	-6.0 to 0	VDC
VI	Input Voltage (VEE = 0V, VI not more positive than	6.0 to 0	VDC	
l <sub>out</sub>	Output Current	Continuous Surge	50 100	mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source Current†		± 0.5	mA
TA	Operating Temperature Range		-40 to +85	°C
T <sub>stg</sub>	Storage Temperature		-65 to +150	°C
θЈА	Thermal Resistance (Junction–to–Ambient)	Still Air 500lfpm	140 100	°C/W
θЈС	Thermal Resistance (Junction-to-Case)		23 to 41 ±5%	°C/W
T <sub>sol</sub>	Solder Temperature (<2 to 3 Seconds: 245°C desir	red)	265	°C

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur.

## DC CHARACTERISTICS, ECL/LVECL ( $V_{CC} = 0V$ ; $V_{EE} = -5.5V$ to -3.0V) (Note 4.)

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current (Note 1.)	40	52	65	40	52	65	40	52	65	mA
VOH	Output HIGH Voltage (Note 2.)	-1135	-1060	-885	-1070	-945	-820	-1010	-885	-760	mV
VOL	Output LOW Voltage (Note 2.)	-1995	-1810	-1685	-1995	-1745	-1620	-1995	-1685	-1560	mV
VIH	Input HIGH Voltage Single Ended	-1210		-885	-1145		-820	-1085		-760	mV
V <sub>IL</sub>	Input LOW Voltage Single Ended	-1935		-1610	-1870		-1545	-1810		-1485	mV
$V_{BB}$	Output Voltage Reference	-1550	-1450	-1350	-1500	-1400	-1300	-1450	-1350	-1250	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 3.)	VEE	+2.0	0.0	VEE	+2.0	0.0	VEE	+2.0	0.0	V
lн	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current SEL, D D	0.5 -150			0.5 -150			0.5 -150			μА

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

1. V<sub>CC</sub> = 0V, V<sub>EE</sub> = V<sub>EEmin</sub> to V<sub>EEmax</sub>, all other pins floating.

2. All loading with 50 ohms to V<sub>CC</sub>-2.0 volts.

3. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, max varies 1:1 with V<sub>CC</sub>.

4. Input and output parameters vary 1:1 with V<sub>CC</sub>.

<sup>†</sup> Use for inputs of same package only.

### DC CHARACTERISTICS, LVPECL ( $V_{CC} = 3.3V \pm 0.3V$ , $V_{EE} = 0V$ ) (Note 8.)

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current (Note 5.)	40	52	65	40	52	65	40	52	65	mA
VOH	Output HIGH Voltage (Note 6.)	2165	2240	2415	2230	2355	2480	2290	2415	2540	mV
VOL	Output LOW Voltage (Note 6.)	1305	1490	1615	1305	1555	1680	1305	1615	1740	mV
VIH	Input HIGH Voltage Single Ended	2090		2415	2155		2480	2215		2540	mV
VIL	Input LOW Voltage Single Ended	1365		1690	1430		1755	1490		1815	mV
V <sub>BB</sub>	Output Voltage Reference	1750	1850	1950	1800	1900	2000	1850	1950	2050	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 7.)	2.0		3.3	2.0		3.3	2.0		3.3	V
lн	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current SEL, D D	0.5 -150			0.5 -150			0.5 -150			μА

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

- 5.  $V_{CC} = 3.3V$ ,  $V_{EE} = 0V$ , all other pins floating.
- 6. All loading with 50 ohms to V<sub>CC</sub>-2.0 volts.
  7. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, max varies 1:1 with V<sub>CC</sub>.
- 8. Input and output parameters vary 1:1 with V<sub>CC</sub>.

### DC CHARACTERISTICS, PECL ( $V_{CC} = 5.0V \pm 0.5V$ , $V_{EE} = 0V$ ) (Note 12.)

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current (Note 9.)	40	52	65	40	52	65	40	52	65	mA
VOH	Output HIGH Voltage (Note 10.)	3865	3940	4115	3930	4055	4180	3990	4115	4240	mV
VOL	Output LOW Voltage (Note 10.)	3005	3190	3315	3005	3255	3380	3005	3315	3440	mV
VIH	Input HIGH Voltage Single Ended	3790		4115	3855		4180	3915		4240	mV
V <sub>IL</sub>	Input LOW Voltage Single Ended	3065		3390	3130		3455	3190		3515	mV
V <sub>BB</sub>	Output Voltage Reference	3450	3550	3650	3500	3600	3700	3550	3650	3750	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Note 11.)	2.0		5.0	2.0		5.0	2.0		5.0	V
lн	Input HIGH Current			150			150			150	μΑ
П	Input LOW Current SEL, D D	0.5 -150			0.5 -150			0.5 -150			μА

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

- 9.  $V_{CC}$  = 5.0V,  $V_{EE}$  = 0V, all other pins floating. 10. All loading with 50 ohms to  $V_{CC}$ -2.0 volts.
- 11.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ , max varies 1:1 with  $V_{CC}$ .
- 12. Input and output parameters vary 1:1 with V<sub>CC</sub>.


AC CHARACTERISTICS ( $V_{CC} = 0V$ ;  $V_{EE} = -3.0V$  to -5.5V) or ( $V_{CC} = 3.0V$  to 5.5V;  $V_{EE} = 0V$ )

						22 – 31)					
			–40°C			25°C	·		85°C	·	
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Toggle Frequency (Note 13.)					3.0					GHz
t <sub>PLH</sub> , t <sub>PHL</sub>	$ \begin{array}{ccc} \text{Propagation Delay to} \\ \text{Output Differential} & \text{D->Q},  \overline{\underline{Q}} \\ \text{COM\_SEL},  \text{SEL->Q},  \overline{\overline{Q}} \\ \end{array} $	250 300	350 400	450 500	275 320	375 420	475 520	320 320	420 450	520 575	ps
<sup>t</sup> SKEW	Within–Device Skew (Note 14.) Duty Cycle Skew (Note 15.)			100			100			100	ps
<sup>t</sup> JITTER	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
V <sub>PP</sub>	Input Voltage Swing (Diff.)	150	800	1200	150	800	1200	150	800	1200	mV
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Times Q, Q (20% – 80%)	70	120	170	70	140	200	70	150	220	ps

<sup>13.</sup> F<sub>max</sub> guaranteed for functionality only.
14. Within–Device Skew is defined as identical transitions on similar paths through a device.
15. Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.

### **PACKAGE DIMENSIONS**

### TSSOP-20 **DT SUFFIX** 20 PIN PLASTIC TSSOP PACKAGE CASE 948E-02 ISSUE A



## NOTES:

- 11ES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED
- 0.15 (0.006) PER SIDE.

  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- EXCEED U.25 (U.010) PER SIDE.

  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- MATERIAL CONDITION.

  6. TERMINAL NUMBERS ARE SHOWN FOR
- B. TERMINAL NUMBERS ARE SHOWN REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIN	IETERS	INC	HES			
DIM	MIN	MAX	MIN	MAX			
Α	6.40	6.60	0.252	0.260			
В	4.30	4.50	0.169	0.177			
С		1.20		0.047			
D	0.05	0.15	0.002	0.006			
F	0.50	0.75	0.020	0.030			
G	0.65	BSC	0.026 BSC				
Н	0.27	0.37	0.011	0.015			
J	0.09	0.20	0.004	0.008			
J1	0.09	0.16	0.004	0.006			
K	0.19	0.30	0.007	0.012			
K1	0.19	0.25	0.007	0.010			
L	6.40	BSC	0.252 BSC				
М	0°	80	0.0	80			





ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303-308-7141 (M-F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

**English Phone**: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, England, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

**Phone**: 81–3–5740–2745 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.