
National Semiconduct LMV921 1.8V, 1MHz, Low Power Oper Rail-To-Rail Input and Output	ational Amplifier with
General Description	Features
The LMV921 is guaranteed to operate from +1.8V to +5.0V supply voltages and has rail-to-rail input and output. This rail-to-rail operation enables the user to make full use of the entire supply voltage range. The input common mode voltage range extends 300mV beyond the supplies and the output can swing rail-to-rail unloaded and within 100mV from the rail with 600Ω load at 1.8V supply. The LMV921 is optimized to work at 1.8V which makes it ideal for portable two-cell battery-powered systems and single cell Li-lon systems. The LMV921 exhibits excellent speed-power ratio, achieving 1 MHz gain bandwidth product at 1.8V supply voltage with very low supply current. The LMV921 is capable of driving 600Ω load and up to 1000pF capacitive load with minimal ringing. The LMV921's high DC gain of 100dB makes it suitable for low frequency applications. The LMV921 is offered in a space saving SC70-5 and SOT23-5 packages. The SC70-5 package is only 2.0X2.1X1.0mm. These small packages are ideal solutions for area constrained PC boards and portable electronics such as cellphones and PDAs.	
Connection Diagram	
5-Pin SC70	-5/SOT23-5





Ordering Information

Package	Temperature Range Industrial –40°C to +85°C	Packaging Marking	Transport Media	NSC Drawing
5-Pin SC70-5	LMV921M7	A21	250 Units Tape and Reel	MAA05A
	LMV921M7X	A21	3k Units Tape and Reel	
5-Pin SOT23-5	LMV921M5 A29A 250 Units Tape and Reel		MA05B	
	LMV921M5X	A29A	3k Units Tape and Reel	

Absolute Maximum Ratings (Note 1)

.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)	
Machine Model	100V
Human Body Model	2000V
Differential Input Voltage	± Supply Voltage
Supply Voltage (V ⁺ –V ⁻)	5.5V
Output Short Circuit to V ⁺ (Note 3)	
Output Short Circuit to V ⁻ (Note 3)	
Storage Temperature Range	–65°C to 150°C
Junction Temperature (Note 4)	150°C

Mounting Temp.	
Lead Temp. (Soldering, 10 sec)	260°C
Infrared (10 sec)	215°C

Operating Ratings (Note 1)

Supply Voltage	1.5V to 5.0V
Temperature Range	$-40^{\circ}C \leq T_{J} \leq 85^{\circ}C$
Thermal Resistance (θ_{JA})	
Ultra Tiny SC70-5 Package	440 °C/W
5-Pin Surface Mount	
Tiny SOT23-5 Package	265 °C/W
5-Pin Surface Mount	

1.8V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. V⁺ = 1.8V, V⁻ = 0V, $V_{CM} = V^+/2$, $V_O = V^+/2$ and $R_L > 1 M\Omega$. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Condition	Typ (Note 5)	Limits (Note 6)	Units
V _{os}	Input Offset Voltage		-1.8	6 8	mV max
TCV _{os}	Input Offset Voltage Average Drift		1		µV/°C
I _B	Input Bias Current		12	35 50	nA max
l _{os}	Input Offset Current		2	25 40	nA max
ls	Supply Current		145	185 205	μA max
CMMR	Common Mode Rejection Ratio	$0 \le V_{CM} \le 0.6V$	82	62 60	dB
	$-0.2V \le V_{CM} \le 0V$ $1.8V \le V_{CM} \le 2.0V$	74	50	min	
PSRR	Power Supply Rejection Ratio	$\begin{array}{l} 1.8 V \leq V^{+} \leq 5 V, \\ V_{CM} = 0.5 V \end{array}$	78	67 62	dB min
V _{CM} Input Common-Mode Voltage Range	· · ·	For CMRR ≥ 50dB	-0.3	-0.2 0	V min
			2.15	2.0 1.8	V max
A _V	A _V Large Signal Voltage Gain	$R_L = 600\Omega$ to 0.9V, V _O = 0.2V to 1.6V, V _{CM} = 0.5V	91	77 73	dB min
		$ \begin{array}{l} R_{L} = 2 k \Omega \text{ to } 0.9 V, \\ V_{O} = 0.2 V \text{ to } 1.6 V, \ V_{CM} = 0.5 V \end{array} $	95	80 75	dB min
Vo	Output Swing	$R_L = 600\Omega$ to 0.9V $V_{IN} = \pm 100$ mV	1.7	1.68 1.66	V min
			0.075	0.090 0.105	V max
		$R_L = 2k\Omega$ to 0.9V $V_{IN} = \pm 100mV$	1.77	1.76 1.75	V min
			0.025	0.035 0.040	V max
I _o	Output Short Circuit Current	Sourcing, $V_O = 0V$ $V_{IN} = 100mV$	6	4 3.3	mA min
		Sinking, $V_0 = 1.8V$ $V_{IN} = -100mV$	10	7 5	mA min

1.8V AC Electrical C	Characteristics
----------------------	-----------------

. .

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. V⁺ = 1.8V, V⁻ = 0V, V_{CM} = V⁺/2, V_O = V⁺/2 and R_L > 1 M Ω . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	Units
SR	Slew Rate	(Note 7)	0.39	V/µs
GBW	Gain-Bandwidth Product		1	MHz
$\Phi_{\sf m}$	Phase Margin		60	Deg.
G _m	Gain Margin		10	dB
e _n	Input-Referred Voltage Noise	f = 1 kHz, V _{CM} = 0.5V	45	<u>nV</u> √Hz
i _n	Input-Referred Current Noise	f = 1 kHz	0.1	<u>pA</u> √Hz
THD	Total Harmonic Distortion	f = 1kHz, A _V = +1 R _L = 600kΩ, V _{IN} = 1 V _{PP}	0.089	%

2.7V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. V⁺ = 2.7V, V⁻ = 0V, V_{CM} = V⁺/2, V_O = V⁺/2 and R_L > 1 M Ω . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Typ (Note 5)	Limits (Note 6)	Units
Vos	Input Offset Voltage		-1.6	6	mV
				8	max
TCV _{os}	Input Offset Voltage Average Drift		1		µV/°C
I _B	Input Bias Current		12	35 50	nA max
l _{os}	Input Offset Current		2	25 40	nA max
Is	Supply Current		147	190 210	uA max
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 1.5V$	84	62 60	dB
	$\begin{array}{l} -0.2 V \leq V_{CM} \leq 0 V \\ 2.7 V \leq V_{CM} \leq 2.9 V \end{array}$	73	50	min	
PSRR	Power Supply Rejection Ratio	$1.8V \le V^+ \le 5V,$ $V_{CM} = 0.5V$	78	67 62	dB min
V _{CM} Input Common-Mode Voltage Range		For CMRR ≥ 50dB	-0.3	-0.2 0	V min
		3.050	2.9 2.7	V max	
A _V Large Signal Voltage Gain	Large Signal Voltage Gain	$R_L = 600\Omega$ to 1.35V, V _O = 0.2V to 2.5V	98	80 75	dB min
		$R_{L} = 2k\Omega \text{ to } 1.35\text{V},$ $V_{O} = 0.2\text{V to } 2.5\text{V}$	103	83 77	dB min
Vo	Output Swing	$R_{L} = 600\Omega$ to 1.35V V _{IN} = ± 100mV	2.62	2.6 2.580	V min
			0.075	0.095 0.115	V max
		$R_L = 2k\Omega$ to 1.35V V _{IN} = ± 100mV	2.675	2.660 2.650	V min
			0.025	0.040 0.045	V max

2.7V DC Electrical Characteristics (Continued)

.

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. V⁺ = 2.7V, V⁻ = 0V, $V_{CM} = V^+/2$, $V_O = V^+/2$ and $R_L > 1 M\Omega$. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Condition	Typ (Note 5)	Limits (Note 6)	Units
lo	Output Short Circuit Current	Sourcing, $V_O = 0V$ $V_{IN} = 100 \text{mV}$	27	20 15	mA min
		Sinking, $V_O = 2.7V$ $V_{IN} = -100mV$	28	22 16	mA min

2.7V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. V⁺ = 2.7V, V⁻ = 0V, V_{CM} = 1.0V, V_O = 1.35V and R_L > 1 M Ω . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	Units
SR	Slew Rate	(Note 7)	0.41	V/µs
GBW	Gain-Bandwidth Product		1	MHz
Φ_{m}	Phase Margin		65	Deg.
G _m	Gain Margin		10	dB
e _n	Input-Referred Voltage Noise	f = 1 kHz, V _{CM} = 0.5V	45	nV 1√Hz
i _n	Input-Referred Current Noise	f = 1 kHz	0.1	_pA √Hz
THD	Total Harmonic Distortion	$f = 1 \text{ kHz}, A_V = +1$ $R_L = 600 \text{k}\Omega, V_{IN} = 1 \text{ V}_{PP}$	0.077	%

5V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. V⁺ = 5V, V⁻ = 0V, V_{CM} = V⁺/2, V_O = V⁺/2 and R_L > 1 M Ω .**Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Typ (Note 5)	Limits (Note 6)	Units
Vos	Input Offset Voltage		-1.5	6	mV
				8	max
TCV _{os}	Input Offset Voltage Average Drift		1		µV/°C
I _B	Input Bias Current		12	35	nA
				50	max
los	Input Offset Current		2	25	nA
				40	max
ls	Supply Current		160	210	uA
				230	max
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 3.8V$	86	62	
				61	dB
		$-0.2V \le V_{CM} \le 0V$	72	50	min
		$5.0V \le V_{CM} \le 5.2V$			
PSRR	Power Supply Rejection Ratio	$1.8V \le V^+ \le 5V$	78	67	dB
		$V_{CM} = 0.5V$		62	min
V _{CM}	Input Common-Mode Voltage	For CMRR ≥ 50dB	-0.3	-0.2	V
	Range			0	min
			5.350	5.2	V
				5.0	max
A _V	Voltage Gain	$R_L = 600\Omega$ to 2.5V	104	86	dB
		$V_{\rm O} = 0.2V$ to 4.8V		82	min
		$R_L = 2k\Omega$ to 2.5V	108	89	dB
		$V_{0} = 0.2V$ to 4.8V		85	min

5V DC Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. V⁺ = 5V, V⁻ = 0V, $V_{CM} = V^+/2$, $V_O = V^+/2$ and $R_I > 1 M\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Typ (Note 5)	Limits (Note 6)	Units
Vo	Output Swing	$R_{L} = 600\Omega \text{ to } 2.5V$ $V_{IN} = \pm 100\text{mV}$	4.895	4.865 4.840	V min
			0.1	0.125 0.150	V max
		$R_{L} = 2k\Omega \text{ to } 2.5V$ $V_{IN} = \pm 100\text{mV}$	4.965	4.945 4.935	V min
			0.035	0.055 0.065	V max
lo	Output Short Circuit Current	Sourcing, $V_O = 0V$ $V_{IN} = 100mV$	98	85 68	mA min
		Sinking, $V_O = 5V$ $V_{IN} = -100mV$	75	65 45	mA min

5V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. V⁺ = 5V, V⁻ = 0V, V_{CM} = V⁺/2, V_O = 2.5V and R_L > 1 M Ω . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	Units
SR	Slew Rate	(Note 7)	0.45	V/µs
GBW	Gain-Bandwidth Product		1	MHz
Φ_{m}	Phase Margin		70	Deg.
G _m	Gain Margin		15	dB
e _n	Input-Referred Voltage Noise	$f = 1 \text{ kHz}, V_{CM} = 1 \text{V}$	45	$\frac{nV}{1/Hz}$
i _n	Input-Referred Current Noise	f = 1 kHz	0.1	<u>pA</u> √Hz
THD	Total Harmonic Distortion	$f = 1 \text{ kHz}, A_V = +1$ $R_1 = 600\Omega, V_O = 1 V_{PP}$	0.069	%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. Note 2: Human body model, 1.5 kΩ in series with 100 pF. Machine model, 200Ω in series with 100 pF.


Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45 mA over long term may adversely affect reliability.


Note 4: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.


Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.


Note 7: V* = 5V. Connected as voltage follower with 5V step input. Number specified is the slower of the positive and negative slew rates.










8





10





Application Note

1.0 Unity Gain Pulse Response Considerations

The unity-gain follower is the most sensitive configuration to capacitive loading. The LMV921 can directly drive 1nF in a unity-gain with minimal ringing. Direct capacitive loading reduces the phase margin of the amplifier. The combination of the amplifier's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation. The pulse response can be improved by adding a pull up resistor as shown in *Figure 1*




FIGURE 1. Using a Pull-Up Resistor at the Output for Stabilizing Capacitive Loads

Higher capacitances can be driven by decreasing the value of the pull-up resistor, but its value shouldn't be reduced beyond the sinking capability of the part. An alternate approach is to use an isolation resistor as illustrated in *Figure 2*.




FIGURE 2. Using an Isolation Resistor to Drive Heavy Capacitive Loads

2.0 Input Bias Current Consideration

The LMV921 has a bipolar input stage. The typical input bias current (I_B) is 12nA. The input bias current can develop a significant offset voltage. This offset is primarily due to I_B flowing through the negative feedback resistor, R_F. For example, if I_B is 50nA (max room) and R_F is 100kΩ, then an offset voltage of 5mV will develop (V_{OS} = I_BX R_F). Using a compensation resistor (R_C), as shown in *Figure 3*, cancels this affect. But the input offset current (I_{OS}) will still contribute to an offset voltage in the same manner.




FIGURE 3. Canceling the Voltage Offset Effect of Input Bias Current

3.0 Operating Supply Voltage

The LMV921 is guaranteed to operate from 1.8V to 5.0V. The LMV921 will begin to function at power voltages as low as 1.2V at room temperature when unloaded. Start up voltage increases to 1.5V when the amplifier is fully loaded (600Ω to mid-supply). Below 1.2V the output voltage is not guaranteed to follow the input. *Figure 4* below shows the output voltage vs. supply voltage with the LMV921 configured as a voltage follower at room temperature.




FIGURE 4.

4.0 Input and Output Stage

The rail-to-rail input stage of LMV921 provides more flexibility for the designer. The LMV921 uses a complimentary PNP and NPN input stage in which the PNP stage senses common mode voltage near V⁻ and the NPN stage senses common mode voltage near V⁺. The transition from the PNP stage to NPN stage occurs 1V below V⁺. Since both input stages have their own offset voltage, the offset of the amplifier becomes a function of the input common mode voltage and has a crossover point at 1V below V⁺ as shown in the V_{OS} vs. V_{CM} curves.

13

Application Note (Continued)

This $V_{\rm OS}$ crossover point can create problems for both DC and AC coupled signals if proper care is not taken. For large input signals that include the $V_{\rm OS}$ crossover point in their dynamic range, this will cause distortion in the output signal. One way to avoid such distortion is to keep the signal away from the crossover. For example, in a unity gain buffer configuration and with $V_{\rm S}=5V$, a 5V peak-to-peak signal will contain input-crossover distortion while a 3V peak-to-peak signal centered at 1.5V will not contain input-crossover distortion as it avoids the crossover point. Another way to avoid large signal distortion is to use a gain of -1 circuit which avoids any voltage excursions at the input terminals of the amplifier. In that circuit, the common mode DC voltage can be set at a level away from the $V_{\rm OS}$ cross-over point.

For small signals, this transition in V_{OS} shows up as a V_{CM} dependent spurious signal in series with the input signal and can effectively degrade small signal parameters such as gain and common mode rejection ratio. To resolve this problem, the small signal should be placed such that it avoids the V_{OS} crossover point.

In addition to the rail-to-rail performance, the output stage can provide enough output current to drive 600Ω loads. Because of the high current capability, care should be taken not to exceed the 150°C maximum junction temperature specification.

5.0 Power-Supply Considerations

The LMV921 is ideally suited for use with most battery-powered systems. The LMV921 operates from a single +1.8V to +5.0V supply and consumes about 145μ A of

supply current. A high powersupply rejection ratio of 78dB allows the amplifier to be powered directly off a decaying battery voltage extending battery life.

Table 1 lists a variety of typical battery types. Batteries have different voltage ratings; operating voltage is the battery voltage under nominal load. End-of-Life voltage is defined as the voltage at which 100% of the usable power of the battery is consumed. Table 1 also shows the typical operating time of the LMV921.

6.0 Distortion

The two main contributors of distortion in LMV921 are:

1. Output crossover distortion occurs as the output transitions from sourcing current to sinking current.

2. Input crossover distortion occurs as the input switches from NPN to PNP transistor at the input stage.

To decrease crossover distortion:

1. Increase the load resistance. This lowers the output crossover distortion but has no effect on the input crossover distortion.

2. Operate from a single supply with the output always sourcing current.

3. Limit the input voltage swing for large signals between ground and one volt below the positive supply.

4. Operate in inverting configuration to eliminate common mode induced distortion.

5. Avoid small input signal around the input crossover region. The discontinuity in the offset voltage will effect the gain, CMRR and PSRR.

Battery Type	Operating	End-of-Life	Capacity AA	LMV921
	Voltage (V)	Voltage (V)	Size (mA -	Operating
			h)	time (Hours)
Alkaline	1.5	0.9	1000	6802
Lithium	2.7	2.0	1000	6802
Ni - Cad	1.2	0.9	375	2551
NMH	1.2	1.0	500	3401

TABLE 1. LMV921 Characteristics with Typical Battery Systems.

Typical Applications

1.0 Half-wave Rectifier with Rail-To-Ground Output Swing

Since the LMV921 input common mode range includes both positive and negative supply rails and the output can also swing to either supply, achieving half-wave rectifier functions in either direction is an easy task. All that is needed are two external resistors; there is no need for diodes or matched resistors. The half wave rectifier can have either positive or negative going outputs, depending on the way the circuit is arranged. In *Figure 5* the circuit is referenced to ground, while in *Figure 6* the circuit is biased to the positive supply. These configurations implement the half wave rectifier since the LMV921 can not respond to one-half of the incoming waveform. It can not respond to one-half of the incoming because the amplifier can not swing the output beyond either rail therefore the output disengages during this half cycle. During the other half cycle, however, the amplifier achieves a half wave that can have a peak equal to the total supply voltage. R_1 should be large enough not to load the LMV921.





FIGURE 5. Half-Wave Rectifier with Rail-To-Ground Output Swing Referenced to Ground





Typical Applications (Continued)

2.0 Instrumentation Amplifier with Rail-To-Rail Input and Output

Using three LMV921 Amplifiers, an instrumentation amplifier with rail-to-rail inputs and outputs can be made.

Some manufactures use a precision voltage divider array of 5 resistors to divide the common mode voltage to get a rail-to-rail input range. The problem with this method is that it also divides the signal, so in order to get unity gain, the amplifier must be run at high loop gains. This raises the noise and drift by the internal gain factor and lowers the input impedance. Any mismatch in these precision resistors reduces the CMRR as well. Using the LMV921 eliminates all of these problems.

In this example, amplifiers A and B act as buffers to the differential stage. These buffers assure that the input imped-

ance is very high and require no precision matched resistors in the input stage. They also assure that the difference amp is driven from a voltage source. This is necessary to maintain the CMRR set by the matching $R_1\text{-}R_2$ with $R_3\text{-}R_4.$

The gain is set by the ratio of $R_2\!/R_1$ and R_3 should equal R_1 and R_4 equal R_2 .

With both rail-to-rail input and output ranges, the input and output are only limited by the supply voltages. Remember that even with rail-to-rail outputs, the output can not swing past the supplies so the combined common mode voltages plus the signal should not be greater that the supplies or limiting will occur. For additional applications, see National Semiconductor application notes AN-29, AN-31, AN-71, and AN-127.






Figure 7. Rail-to-rail instumentation amplifier using three LMV921 amplifiers




SOT23-5 and SC70-5 Tape Format


Tape Format


Tape Section	# Cavities	Cavity Status	Cover Tape Status
Leader	0 (min)	Empty	Sealed
(Start End)	75 (min)	Empty	Sealed
Carrier	3000	Filled	Sealed
	250	Filled	Sealed
Trailer	125 (min)	Empty	Sealed
(Hub End)	0 (min)	Empty	Sealed



•







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.