

DS90CR483 / DS90CR484 48-Bit LVDS Channel Link Serializer/Deserializer

General Description

The DS90CR483 transmitter converts 48 bits of CMOS/TTL data into eight LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a ninth LVDS link. Every cycle of the transmit clock 48 bits of input data are sampled and transmitted. The DS90CR484 receiver converts the LVDS data streams back into 48 bits of CMOS/TTL data. At a transmit clock frequency of 112MHz, 48 bits of TTL data are transmitted at a rate of 672Mbps per LVDS data channel. Using a 112MHz clock, the data throughput is 5.38Gbit/s (672Mbytes/s).

The multiplexing of data lines provides a substantial cable reduction. Long distance parallel single-ended buses typically require a ground wire per active signal (and have very limited noise rejection capability). Thus, for a 48-bit wide data and one clock, up to 98 conductors are required. With this Channel Link chipset as few as 19 conductors (8 data pairs, 1 clock pair and a minimum of one ground) are needed. This provides an 80% reduction in cable width, which provides a system cost savings, reduces connector physical size and cost, and reduces shielding requirements due to the cables' smaller form factor.

The 48 CMOS/TTL inputs can support a variety of signal combinations. For example, 6 8-bit words or 5 9-bit (byte + parity) and 3 controls.

The DS90CR483/DS90CR484 chipset is improved over prior generations of Channel Link devices and offers higher bandwidth support and longer cable drive with three areas of enhancement. To increase bandwidth, the maximum clock rate is increased to 112 MHz and 8 serialized LVDS outputs are

provided. Cable drive is enhanced with a user selectable pre-emphasis feature that provides additional output current during transitions to counteract cable loading effects. DC balancing on a cycle-to-cycle basis, is also provided to reduce ISI (Inter-Symbol Interference). With pre-emphasis and DC balancing, a low distortion eye-pattern is provided at the receiver end of the cable. A cable deskew capability has been added to deskew long cables of pair-to-pair skew of up to +/-1 LVDS data bit time. These three enhancements allow cables 5 to 10+ meters in length to be driven.


The chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

For more details, please refer to the "Applications Information" section of this datasheet.

Features


- Up to 5.38 Gbits/sec bandwidth
- 33 MHz to 112 MHz input clock support
- LVDS SER/DES reduces cable and connector size
- Pre-emphasis reduces cable loading effects
- DC balance data transmission provided by transmitter reduces ISI distortion
- Deskews +/-1 LVDS data bit time of pair-to-pair skew at receiver inputs; intra-pair skew tolerance of 300ps
- 5V Tolerant TxIN and control input pins
- Flow through pinout for easy PCB design
- +3.3V supply voltage
- Transmitter rejects cycle-to-cycle jitter
- Conforms to ANSI/TIA/EIA-644-1995 LVDS Standard

Generalized Block Diagram




TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Transmitter Block Diagram



Receiver Block Diagram



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.3V to +4V
CMOS/TTL Input Voltage	-0.3V to +5.5V
CMOS/TTL Output Voltage	-0.3V to ($V_{CC} + 0.3V$)
LVDS Receiver Input Voltage	-0.3V to +3.6V
LVDS Driver Output Voltage	-0.3V to +3.6V
LVDS Output Short Circuit Duration	Continuous
Junction Temperature	+150°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 4 sec.)	+260°C
Maximum Package Power Dissipation Capacity @ 25°C	
100 TQFP Package:	

DS90CR483	2.8W
DS90CR484	2.8W
Package Derating:	
DS90CR483	18.2mW/°C above +25°C
DS90CR484	18.2mW/°C above +25°C
ESD Rating:	
(HBM, 1.5k Ω , 100pF)	> 2 kV
(EIAJ, 0 Ω , 200pF)	> 250 V

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V_{CC})	3.0	3.3	3.6	V
Operating Free Air Temperature (T_A)	-10	+25	+70	°C
Receiver Input Range		0	2.4	V
Supply Noise Voltage (V_{CC})			100	mV _{P-P}

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
CMOS/TTL DC SPECIFICATIONS						
V_{IH}	High Level Input Voltage		2.0		V_{CC}	V
V_{IL}	Low Level Input Voltage		GND		0.8	V
V_{OH}	High Level Output Voltage	$I_{OH} = -0.4$ mA	2.7	2.9		V
		$I_{OH} = -2$ mA	2.7	2.85		V
V_{OL}	Low Level Output Voltage	$I_{OL} = 2$ mA		0.1	0.3	V
V_{CL}	Input Clamp Voltage	$I_{CL} = -18$ mA		-0.79	-1.5	V
I_{IN}	Input Current	$V_{IN} = 0.4V, 2.5V$ or V_{CC}		+1.8	+15	μ A
		$V_{IN} = GND$	-15	0		μ A
I_{OS}	Output Short Circuit Current	$V_{OUT} = 0V$			-120	mA
LVDS DRIVER DC SPECIFICATIONS						
V_{OD}	Differential Output Voltage	$R_L = 100\Omega$	250	345	450	mV
ΔV_{OD}	Change in V_{OD} between Complimentary Output States				35	mV
V_{os}	Offset Voltage		1.125	1.25	1.375	V
ΔV_{os}	Change in V_{os} between Complimentary Output States				35	mV
I_{OS}	Output Short Circuit Current	$V_{OUT} = 0V, R_L = 100\Omega$		-3.5	-5	mA
I_{OZ}	Output TRI-STATE® Current	$\overline{PD} = 0V, V_{OUT} = 0V$ or V_{CC}		± 1	± 10	μ A

Electrical Characteristics (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
LVDS RECEIVER DC SPECIFICATIONS							
V_{TH}	Differential Input High Threshold	$V_{CM} = +1.2V$			+100	mV	
V_{TL}	Differential Input Low Threshold		-100			mV	
I_{IN}	Input Current	$V_{IN} = +2.4V, V_{CC} = 3.6V$			± 10	μA	
		$V_{IN} = 0V, V_{CC} = 3.6V$			± 10	μA	
TRANSMITTER SUPPLY CURRENT							
ICCTW	Transmitter Supply Current Worst Case	$R_L = 100\Omega, C_L = 5\text{ pF}$, Worst Case Pattern (<i>Figures 1, 2</i>)	$f = 33\text{ MHz}$		91.4	140	mA
			$f = 66\text{ MHz}$		106	160	mA
			$f = 112\text{ MHz}$		155	190	mA
ICCTZ	Transmitter Supply Current Power Down	$\overline{PD} = \text{Low}$ Driver Outputs in TRI-STATE under Powerdown Mode		5	50	μA	
RECEIVER SUPPLY CURRENT							
ICCRW	Receiver Supply Current Worst Case	$C_L = 8\text{ pF}$, Worst Case Pattern (<i>Figures 1, 3</i>)	$f = 33\text{ MHz}$		125	150	mA
			$f = 66\text{ MHz}$		215	250	mA
			$f = 112\text{ MHz}$		350	380	mA
ICCRZ	Receiver Supply Current Power Down	$\overline{PD} = \text{Low}$ Receiver Outputs stay low during Power down mode.		225	300	μA	

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for $V_{CC} = 3.3V$ and $T_A = +25^\circ C$.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{TH} , V_{TL} , V_{OD} and ΔV_{OD}).

Recommended Transmitter Input Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Min	Typ	Max	Units
TCIT	TxCLK IN Transition Time (Figure 4)	1.0	2.0	3.0	ns
TCIP	TxCLK IN Period (Figure 5)	8.928	T	30.3	ns
TCIH	TxCLK in High Time (Figure 5)	0.35T	0.5T	0.65T	ns
TCIL	TxCLK in Low Time (Figure 5)	0.35T	0.5T	0.65T	ns
TXIT	TxIN Transition Time	1.5		6.0	ns

Transmitter Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Min	Typ	Max	Units
LLHT	LVDS Low-to-High Transition Time (Figure 2), PRE = 0.75V (disabled)		0.14	0.7	ns
	LVDS Low-to-High Transition Time (Figure 2), PRE = Vcc (max)		0.11	0.6	ns
LHLT	LVDS High-to-Low Transition Time (Figure 2), PRE = 0.75V (disabled)		0.16	0.8	ns
	LVDS High-to-Low Transition Time (Figure 2), PRE = Vcc (max)		0.05	0.7	ns
TBIT	Transmitter Bit Width		1/7 TCIP		ns
TCCS	TxOUT Channel to Channel Skew		100		ps
TSTC	TxIN Setup to TxCLK IN (Figure 5)	2.5			ns
THTC	TxIN Hold to TxCLK IN (Figure 5)	0			ns
TPDL	Transmitter Propagation Delay - Latency (Figure 7)	1.5(TCIP)+3.72	1.5(TCIP)+4.4	1.5(TCIP)+6.24	ns
TPLLS	Transmitter Phase Lock Loop Set (Figure 9)			10	ms
TPDD	Transmitter Powerdown Delay (Figure 11)			100	ns

Receiver Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Min	Typ	Max	Units
CLHT	CMOS/TTL Low-to-High Transition Time (Figure 3), Rx data out			2.0	ns
	CMOS/TTL Low-to-High Transition Time (Figure 3), Rx clock out			1.0	ns
CHLT	CMOS/TTL High-to-Low Transition Time (Figure 3), Rx data out			2.0	ns
	CMOS/TTL High-to-Low Transition Time (Figure 3), Rx clock out			1.0	ns
RCOP	RxCLK OUT Period (Figure 6)	8.928	T	30.3	ns
RCOH	RxCLK OUT High Time (Figure 6) (Note 4)	f = 112 MHz	3.5		ns
		f = 66 MHz	6.0		ns
RCOL	RxCLK OUT Low Time (Figure 6) (Note 4)	f = 112 MHz	3.5		ns
		f = 66 MHz	6.0		ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 6) (Note 4)	f = 112 MHz	2.4		ns
		f = 66 MHz	3.6		ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 6) (Note 4)	f = 112 MHz	3.4		ns
		f = 66 MHz	7.0		ns
RPDL	Receiver Propagation Delay - Latency (Figure 8)	3(TCIP)+4.0	3(TCIP)+4.8	3(TCIP)+6.5	ns
RPLLS	Receiver Phase Lock Loop Set (Figure 10)			10	ms
RPDD	Receiver Powerdown Delay (Figure 12)			1	µs
RSKM	Receiver Skew Margin without Deskew (Figure 13) (Notes 4, 5)	f = 112 MHz	170		ps
	Receiver Skew Margin with Deskew (Figure 13) (Notes 4, 6)		1.27		ns

Note 4: The Minimum and Maximum Limits are based on statistical analysis of the device performance over voltage and temperature ranges. This parameter is functionally tested on Automatic Test Equipment (ATE). ATE is limited to 85MHz. A sample of characterization parts have been bench tested to verify functional performance.

Note 5: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account transmitter output pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPOS). This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable) and clock jitter.

$RSKM \geq \text{cable skew (type, length)} + \text{source clock jitter (cycle to cycle)}$.

Note 6: This limit is based on the capability of deskew circuitry. This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable) and clock jitter. RSKM with deskew is +/-1 LVDS bit time (1/7th clock period) data to clock skew.

AC Timing Diagrams




FIGURE 1. "Worst Case" Test Pattern

Note 7: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.




FIGURE 2. DS90CR483 (Transmitter) LVDS Output Load and Transition Times




FIGURE 3. DS90CR484 (Receiver) CMOS/TTL Output Load and Transition Times




FIGURE 4. DS90CR483 (Transmitter) Input Clock Transition Time




FIGURE 5. DS90CR483 (Transmitter) Setup/Hold and High/Low Times

AC Timing Diagrams (Continued)




FIGURE 6. DS90CR484 (Receiver) Setup/Hold and High/Low Times




FIGURE 7. DS90CR483 (Transmitter) Propagation Delay - Latency (Rising Edge Strobe)




FIGURE 8. DS90CR484 (Receiver) Propagation Delay - Latency (Rising Edge Strobe)

AC Timing Diagrams (Continued)




FIGURE 9. DS90CR483 (Transmitter) Phase Lock Loop Set Time




FIGURE 10. DS90CR484 (Receiver) Phase Lock Loop Set Time




FIGURE 11. Transmitter Power Down Delay

AC Timing Diagrams (Continued)





FIGURE 12. Receiver Power Down Delay




C — Setup and Hold Time (Internal data sampling window) defined by R_{spostn} (receiver input strobe position) min and max
 T_{pposn} — Transmitter output pulse position (min and max)
 $RSKM = \text{Cable Skew (type, length)} + \text{Source Clock Jitter (cycle to cycle) (Note 8)} + \text{ISI (Inter-symbol interference) (Note 9)}$
 Cable Skew — typically 10 ps–40 ps per foot, media dependent

Note 8: Cycle-to-cycle jitter is less than 100 ps at 112 MHz

Note 9: ISI is dependent on interconnect length; may be zero

FIGURE 13. Receiver Skew Margin

LVDS Interface



DS100918-4

FIGURE 14. 48 Parallel TTL Data Inputs Mapped to LVDS Outputs

DS90CR483 Pin Description—Channel Link Transmitter

Pin Name	I/O	No.	Description
TxIN	I	48	TTL level input. (Note 10).
TxOUTP	O	8	Positive LVDS differential data output.
TxOUTM	O	8	Negative LVDS differential data output.
TxCLKIN	I	1	TTL level clock input. The rising edge acts as data strobe.
TxCLKP	O	1	Positive LVDS differential clock output.
TxCLKM	O	1	Negative LVDS differential clock output.
$\overline{\text{PD}}$	I	1	TTL level input. Assertion (low input) tri-states the outputs, ensuring low current at power down. (Note 10).
PLLSEL	I	1	PLL range select. This pin must be tied to V_{CC} . NC or tied to Ground is reserved for future use. (Note 10)
PRE	I	1	Pre-emphasis "level" select. Pre-emphasis is active when input is tied to V_{CC} through external pull-up resistor. Resistor value determines Pre-emphasis level (See Applications Information Section). For normal LVDS drive level (No Pre-emphasis) leave this pin open (do not tie to ground).
DS_OPT	I	1	Cable Deskew performed when TTL level input is low. No TxIN data is sampled during Deskew. To perform Deskew function, input must be held low for a minimum of 4 clock cycles. The Deskew operation is normally conducted after PLL have locked to the input frequency, reset, or reconfiguration events. This must be performed at least once when "DESKEW" is enabled. (Note 10)
V_{CC}	I	8	Power supply pins for TTL inputs and digital circuitry.
GND	I	5	Ground pins for TTL inputs and digital circuitry.
PLL V_{CC}	I	2	Power supply pin for PLL circuitry.
PLLGND	I	3	Ground pins for PLL circuitry.
LVDS V_{CC}	I	3	Power supply pin for LVDS outputs.
LVDSGND	I	4	Ground pins for LVDS outputs.
NC		4	No Connect.


Note 10: Inputs default to "low" when left open due to internal pull-down resistor.

DS90CR484 Pin Description—Channel Link Receiver

Pin Name	I/O	No.	Description
RxINP	I	8	Positive LVDS differential data inputs.
RxINM	I	8	Negative LVDS differential data inputs.
RxOUT	O	48	TTL level data outputs. In PowerDown (\overline{PD} = Low) mode, receiver outputs are forced to a Low state.
RxCLKP	I	1	Positive LVDS differential clock input.
RxCLKM	I	1	Negative LVDS differential clock input.
RxCLKOUT	O	1	TTL level clock output. The rising edge acts as data strobe.
PLLSEL	I	1	PLL range select. This pin must be tied to V_{CC} . NC or tied to Ground is reserved for future use. (Note 10)
DESKEW	I	1	Deskew / Oversampling "on/off" select. When using the Deskew / Oversample feature this pin must be tied to V_{CC} . Tying this pin to ground disables this feature. (Note 10)
\overline{PD}	I	1	TTL level input. When asserted (low input) the receiver outputs are Low. (Note 10)
V_{CC}	I	8	Power supply pins for TTL outputs and digital circuitry.
GND	I	8	Ground pins for TTL outputs and digital circuitry.
PLL V_{CC}	I	1	Power supply for PLL circuitry.
PLLGND	I	2	Ground pin for PLL circuitry.
LVDS V_{CC}	I	2	Power supply pin for LVDS inputs.
LVDSGND	I	3	Ground pins for LVDS inputs.
NC		6	No Connect.

Pin Diagram


Transmitter - DS90CR483



DS100918-6

Pin Diagram

Receiver - DS90CR484



DS100918-7

Applications Information

The DS90CR483/DS90CR484 chipset is improved over prior generations of Channel Link devices and offers higher bandwidth support and longer cable drive with three areas of enhancement. To increase bandwidth, the maximum clock rate is increased to 112 MHz and 8 serialized LVDS outputs are provided. Cable drive is enhanced with a user selectable pre-emphasis feature that provides additional output current during transitions to counteract cable loading effects. This requires the use of one pull up resistor to Vcc; please refer to the table "Pre-emphasis DC level with Rpre" below to set the level needed. DC balancing on a cycle-to-cycle basis, is also provided to reduce ISI (Inter-Symbol Interference). With pre-emphasis and DC balancing, a low distortion eye-pattern is provided at the receiver end of the cable. A cable deskew capability has been added to deskew long cables of

pair-to-pair skew of up to +/-1 LVDS data bit time. For detail on deskew, refer to "Deskew" section of this application information. These three enhancements allow cables 5 to 10+ meters in length to be driven.

New features Description:

1. Pre-emphasis: Adds extra current during LVDS logic transition to reduce the cable loading effects. Pre-emphasis strength is set via a DC voltage level applied from min to max (0.75V to Vcc) at the "PRE" pin. A higher input voltage on the "PRE" pin increases the magnitude of dynamic current during data transition. The "PRE" pin requires one pull-up resistor (Rpre) to Vcc in order to set the DC level. There is an internal resistor network, which cause a voltage drop. Please refer to the tables below to set the voltage level.

TABLE 1. Pre-emphasis DC voltage level with (Rpre)

Rpre	Resulting PRE Voltage	Effects
1M Ω or NC	0.75V	Standard LVDS
50k Ω	1.0V	
9k Ω	1.5V	50% pre-emphasis
3k Ω	2.0V	
1k Ω	2.6V	
100 Ω	Vcc	100% pre-emphasis

TABLE 2. Pre-emphasis needed per cable length

Frequency	PRE Voltage	Typical cable length
112MHz	1.0V	2 meters
112MHz	1.5V	5 meters
80MHz	1.0V	2 meters
80MHz	1.2V	7 meters
66MHz	1.5V	10 meters

Note 11: This is based on testing with standard shield twisted pair cable. The amount of pre-emphasis will vary depending on the type of cable, length and operating frequency.

2. DC Balance: In addition to data information an additional bit is transmitted on every LVDS data signal line during each cycle as shown in *Figure 14*. This bit is the DC balance bit (DCBAL). The purpose of the DC Balance bit is to minimize the short- and long-term DC bias on the signal lines. This is achieved by selectively sending the data either unmodified or inverted.

The value of the DC balance bit is calculated from the running word disparity and the data disparity of the current word to be sent. The data disparity of the current word shall be calculated by subtracting the number of bits of value 0 from the number of bits value 1 in the current word. Initially, the running word disparity may be any value between +7 and -6. The running word disparity shall be calculated as a continuous sum of all the modified data disparity values, where the unmodified data disparity value is the calculated data disparity minus 1 if the data is sent unmodified and 1 plus the inverse of the calculated data disparity if the data is sent inverted. The value of the running word disparity shall saturate at +7 and -6.

The value of the DC balance bit (DCBAL) shall be 0 when the data is sent unmodified and 1 when the data is sent inverted. To determine whether to send data unmodified or inverted, the running word disparity and the current data disparity are used. If the running word disparity is positive and the current data disparity is positive, the data shall be sent

inverted. If the running word disparity is positive and the current data disparity is zero or negative, the data shall be sent unmodified. If the running word disparity is negative and the current data disparity is positive, the data shall be sent unmodified. If the running word disparity is negative and the current data disparity is zero or negative, the data shall be sent inverted. If the running word disparity is zero, the data shall be sent inverted.

Cable drive is enhanced with the user selectable pre-emphasis feature that provides additional output current during transitions to counteract cable loading effects. DC balancing on a cycle-to-cycle basis, is also provided to reduce ISI (Inter-Symbol Interference). With pre-emphasis and DC balancing, a low distortion eye-pattern is provided at the receiver end of the cable. These enhancements allow cables 5 to 10+ meters in length to be driven depending upon media and clock rate.

3. Deskew: The "DESKEW" pin at the receiver when set high will allow the receiver to tolerate a minimum of 300ps skew between the signals arriving on a single differential pair (intra-pair) and a minimum of ± 1 LVDS data bit time skew between signals arriving on dependent differential pair (pair-to-pair). It is required that the "OPT_DS" pin on the Transmitter must be applied low for a minimum of four clock cycles to complete the deskew operation. It is also required that this must be performed at least once at any time after

Applications Information (Continued)

the PLL have locked to the input clock frequency. If power is lost, this procedure must be repeated or else the receiver will NOT sample the incoming LVDS data correctly. Setting the "DESKEW" pin to low will disable the deskew operation and allow the receiver to operation on a fix data sampling strobe. In this case, the "OPT_DS" pin on the transmitter must then be set high.

The OPT_DS pin at the input of the transmitter (DS90CR483) is used to initiate the deskew calibration pattern. It must be applied low for a minimum of four clock cycles in order for the receiver to complete the deskew operation. For this reason, the LVDS clock signal with OPT_DS applied high (active data sampling) shall be 1111000 or 1110000 pattern. During the deskew operation with OPT_DS applied low, the LVDS clock signal shall be 1111100 or 1100000 pattern. The transmitter will also output a series of 1111000 or 1110000 onto the LVDS data lines (TxOUT 0-7) during deskew so that the receiver can automatically calibrated the data sampling strobes at the receiver inputs.

Other features:

The transmitter is designed to reject cycle-to-cycle jitter which may be seen at the transmitter input clock. Very low cycle-to-cycle jitter is passed on to the transmitter outputs. This significantly reduces the impact of jitter provided by the input clock source, and improves the accuracy of data sampling. Data sampling is further enhanced by automatically calibrated data sampling strobes at the receiver inputs via the deskew feature.

How to configure for backplane applications:


In a backplane application with differential line impedance of 100Ω the differential line pair-to-pair skew can controlled by

trace layout. The deskew feature is typically not required. Therefore, the deskew feature on the receiver-DS90CR484 should be disabled by setting "DESKEW" low or open, and the transmitter-DS90CR483 "DS_OPT" pin set high. Furthermore, in a backplane application with short PCB distance traces, pre-emphasis from the transmitter is typically not required. The "PRE" pin should be left open (do not tie to ground). A resistor pad provision for a pull up resistor to Vcc can be implemented in case pre-emphasis is needed to counteract heavy capacitive loading effects.

How to configure for cable inter-connect applications:

In applications that require the long cable drive capability. The DS90CR483/DS90CR484 chipset is improved over prior generations of Channel Link devices and offers higher bandwidth support and longer cable drive with the use of DC balanced data transmission, pre-emphasis, and deskew. Cable drive is enhanced with a user selectable pre-emphasis feature that provides additional output current during transitions to counteract cable loading effects. This requires the use of one pull up resistor to Vcc; please refer to the table "Pre-emphasis DC level with Rpre" above to set the level needed. DC balancing on a cycle-to-cycle basis, is also provided to reduce ISI (Inter-Symbol Interference). With pre-emphasis and DC balancing, a low distortion eye-pattern is provided at the receiver end of the cable. An optional cable deskew capability has been added to the receiver-DS90CR484 to deskew long cables of pair-to-pair skew of up to +/-1 LVDS data bit time. Deskew is enable by setting it high. To perform the deskew operation, the transmitter "DS_OPT" must be applied low for a minimum of four input clock cycles. For detail on deskew, refer to "Deskew" section of this application information. These three enhancements allow cables 5 to 10+ meters in length to be driven.

Physical Dimensions inches (millimeters) unless otherwise noted



Order Number DS90CR483VJD and DS90CR484VJD
NS Package Number VJD100A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group

Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com

National Semiconductor Japan Ltd.

Tel: 81-3-5639-7560
Fax: 81-3-5639-7507