

ASSP

Dual Serial Input PLL Frequency Synthesizer

MB15F04

■ DESCRIPTION

The Fujitsu MB15F04 is a serial input Phase Locked Loop (PLL) frequency synthesizer with two 2.0GHz prescalers. A 64/65 or a 128/129 for both 2.0GHz prescalers can be selected that enables pulse swallow operation.

The latest BiCMOS process technology is used, resultantly a supply current is limited as low as 11.0mA typ. at a supply voltage of 3.0V.


Furthermore, a super charger circuit is included to provide a fast tuning as well as low noise performance. As a result of this, MB15F04 is ideally suitable for digital mobile communications.

■ FEATURES

- High frequency operation RX synthesizer : 2.0 GHz max.
 TX synthesizer : 2.0 GHz max.
- Low power supply voltage: $V_{CC} = 2.7$ to 3.6 V
- Very Low power supply current : $I_{CC} = 11.0$ mA typ. ($V_{CC} = 3V$)
- Power saving function : $I_{PSTX} = I_{PSTX} = 10$ μ A max.
- Serial input 14-bit programmable reference divider: $R = 5$ to 16,383
- Serial input 18-bit programmable divider consisting of:
 - Binary 7-bit swallow counter: 0 to 127
 - Binary 11-bit programmable counter: 5 to 2,047
- On-chip high performance charge pump circuit and phase comparator, achieving high-speed lock-up and low phase noise
- Wide operating temperature: $T_a = -40$ to 85°C

■ PACKAGE


20-pin, Plastic SSOP



(FPT-20P-M03)

MB15F04


■ PIN ASSIGNMENT



■ PIN DESCRIPTIONS

Pin No.	Pin name	I/O	Descriptions
1	GND _{RX1}	—	Ground for RX-PLL section.
2	OSC _{in}	I	The programmable reference divider input. TCXO should be connected with a AC coupling capacitor.
3	GND _{TX}	—	Ground for the TX-PLL section.
4	fin _{TX}	I	Prescaler input pin for the TX-PLL. The connection with VCO should be AC coupling.
5	Vcc _{TX}	—	Power supply voltage input pin for the TX-PLL section. When power is OFF, latched data of TX-PLL is cancelled.
6	Xfin _{TX}	I	Prescaler complimentary input for the TX-PLL section. This pin should be grounded via a capacitor.
7	BSC _{TX}	I	Analog switch output (BS _{TX}) control for the TX section. Always pull-down the BSC _{TX} pin when not using BS _{TX} . (Do not leave open.) BSC _{TX} = "H"; outputs the Do _{TX} state. BSC _{TX} = "L"; goes to high impedance.
8	PS _{TX}	I	Power saving mode control for the TX-PLL section. This pin must be set at "L" Power-ON. (Open is prohibited.) PS _{TX} = "H"; Normal mode PS _{TX} = "L"; Power saving mode
9	Do _{TX}	O	Charge pump output for the TX-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.
10	BS _{TX}	O	Analog switch output for the TX selection.
11	GND _{RX2}	—	Ground 2 for the RX section.
12	Do _{RX}	O	Charge pump output for the RX-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.
13	PS _{RX}	I	Power saving mode control for the RX-PLL section. This pin must be set at "L" Power-ON. (Open is prohibited.) PS _{RX} = "H"; Normal mode PS _{RX} = "L"; Power saving mode
14	LD/fout	O	Lock detect signal output (LD) / phase comparator monitoring output (fout) The output signal is selected by a LDS bit in a serial data. LDS bit = "H"; outputs fout signal LDS bit = "L"; outputs LD signal
15	Xfin _{RX}	I	Prescaler complimentary input for the RX-PLL section. This pin should be grounded via a capacitor.
16	Vcc _{RX}	—	Power supply voltage input pin for the RX-PLL section. When power is OFF, latched data of RX-PLL is cancelled.
17	fin _{RX}	I	Prescaler input pin for the RX-PLL. The connection with VCO should be AC coupling.
18	LE	I	Load enable signal input (with the schmitt trigger circuit.) When LE is "H", data in the shift register is transferred to the corresponding latch according to the control bit in a serial data.
19	Data	I	Serial data input (with the schmitt trigger circuit.) A data is transferred to the corresponding latch (TX-ref counter, TX-Prog. counter, RX-ref. counter, RX-prog. counter) according to the control bit in a serial data.
20	Clock	I	Clock input for the 23-bit shift register (with the schmitt trigger circuit.) One bit data is shifted into the shift register on a rising edge of the clock.

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Rating	Unit	Remark
Power supply voltage	V_{CC}	-0.5 to +4.0	V	
Input voltage	V_I	-0.5 to $V_{CC} + 0.5$	V	
Output voltage	V_O	-0.5 to $V_{CC} + 0.5$	V	
Output current	I_O	-10 to +10	mA	
Storage temperature	T_{STG}	-55 to +125	°C	

WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit	Note
		Min	Typ	Max		
Power supply voltage	V_{CC}	2.7	3.0	3.6	V	$V_{CCTX} = V_{CCRX}$
Input voltage	V_I	GND	—	V_{CC}	V	
Operating temperature	T_a	-40	—	+85	°C	

Handling Precautions

- This device should be transported and stored in anti-static containers.
- This is a static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover workbenches with grounded conductive mats.
- Always turn the power supply off before inserting or removing the device from its socket.
- Protect leads with a conductive sheet when handling or transporting PC boards with devices.

ELECTRICAL CHARACTERISTICS

(V_{CC} = 2.7 V to 3.6 V, Ta = -40°C to +85°C)

Parameter		Symbol	Condition	Value			Unit
				Min.	Typ.	Max.	
Power supply current*1		I _{CCTX}	TX	—	5.0	—	mA
		I _{CCRX}	RX	—	6.0	—	
Power saving current*2		I _{PSTX}	PS _{TX} =“L”	—	0.1*2	10	μA
		I _{PSRX}	PS _{TX/RX} =“L”	—	0.1*2	10	
Operating frequency	fin _{TX}	fin _{TX} *3	TX	100	—	2000	MHz
	fin _{RX}	fin _{RX} *3	RX	100	—	2000	
	OSCin	f _{OSC}	—	3	—	40	
Input sensitivity	fin _{TX}	Vfin _{TX}	TX–PLL, 50Ω load (See TEST CIRCUIT)	–10	—	+2	dBm
	fin _{RX}	Vfin _{RX}	RX–PLL, 50Ω load (See TEST CIRCUIT)	–10	—	+2	dBm
	OSCin	V _{OSC}	—	500	—	V _{CC}	mVp-p
Input voltage	Data, Clock, LE	V _{IH}	Schmitt trigger input	V _{CC} x0.7+0.4	—	—	V
		V _{IL}	Schmitt trigger input	—	—	V _{CC} x0.3–0.4	
	PS _{TX} , PS _{RX} , BSC _{TX}	V _{IH}	—	V _{CC} x0.7	—	—	V
		V _{IL}	—	—	—	V _{CC} x0.3	
Input current	Data, Clock, LE, PS _{TX} , PS _{RX} , BSC _{TX}	I _{IH} *4	—	–1.0	—	+1.0	μA
		I _{IL} *4	—	–1.0	—	+1.0	
	OSCin	I _{IH}	—	0	—	+100	μA
		I _{IL} *4	—	–100	—	0	
Output voltage	LD/fout	V _{OH}	V _{CC} = 3.0V, I _{OH} = –1.0 mA	V _{CC} –0.4	—	—	V
		V _{OL}	V _{CC} = 3.0V, I _{OL} = 1.0 mA	—	—	0.4	
	Do _{IF} , Do _{RF} , BS _{TX}	V _{DOH}	V _{CC} = 3.0V, I _{DOH} = –1.0 mA	V _{CC} –0.4	—	—	V
		V _{DOL}	V _{CC} = 3.0V, I _{DOL} = 1.0 mA	—	—	0.4	
High impedance cutoff current	Do _{TX/RX} , BS _{TX}	I _{OFF}	V _{CC} = 3.0V, V _{OFF} = GND to V _{CC}	—	—	1.1	μA
Output current	LD/fout	I _{OH} *4	V _{CC} = 3.0V	—	—	–1.0	mA
		I _{OL}	V _{CC} = 3.0V	1.0	—	—	
	Do _{IX} , Do _{RX} , BS _{TX}	I _{DOH} *4	V _{CC} = 3.0V, V _{DOH} = 2.0V, Ta = +25°C	–11	—	–6	mA
		I _{DOL}	V _{CC} = 3.0V, V _{DOL} = 1.0V, Ta = +25°C	8	—	15	
Analog switch on resistance	BS _{TX}	R _{ON}	—	—	50	—	Ω

*1: Conditions ; fin_{TX/RX} = 2000 MHz, f_{OSC} = 12 MHz, V_{CCTX/RF} = 3.0 V, Ta = +25°C, in locking state.

*2: Conditions ; V_{CCTX/RX} = 3.0 V, f_{OSC} = 12.8 MHz, Ta = +25°C

*3: AC coupling. The minimum operating frequency is specified with a coupling capacitor 1000 pF connected.

*4: The symbol "—" (minus) means direction of current flow.

■ FUNCTIONAL DESCRIPTIONS

The divide ratio can be calculated using the following equation:

$$f_{VCO} = \{(P \times N) + A\} \times f_{osc} \div R \quad (A < N)$$

- f_{VCO} : Output frequency of external voltage controlled oscillator (VCO)
 P: Preset divide ratio of dual modulus prescaler (64 or 128)
 N: Preset divide ratio of binary 11-bit programmable counter (5 to 2,047)
 A: Preset divide ratio of binary 7-bit swallow counter ($0 \leq A \leq 127$)
 f_{osc} : Reference oscillation frequency
 R: Preset divide ratio of binary 14-bit programmable reference counter (5 to 16,383)

Serial Data Input

Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of TX/RX-PLL sections, programmable reference dividers of TX/RX PLL sections are controlled individually.


Serial data of binary data is entered through Data pin.

On rising edge of clock, one bit of serial data is transferred into the shift register. When load enable signal is high, the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.

Table1. Control Bit

Control bit		Destination of serial data
CN1	CN2	
L	L	The programmable reference counter for the TX-PLL.
H	L	The programmable reference counter for the RX-PLL.
L	H	The programmable counter and the swallow counter for the TX-PLL
H	H	The programmable counter and the swallow counter for the RX-PLL

Shift Register Configuration



Programmable Counter

Data Flow →																						
LSB																						MSB
↓	↓																					
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
C	C	L	S	F	A	A	A	A	A	A	A	N	N	N	N	N	N	N	N	N	N	N
N	N	D	W	C	1	2	3	4	5	6	7	1	2	3	4	5	6	7	8	9	10	11
1	2	S	TX/RX	TX/RX																		

- CNT1, 2 : Control bit [Table. 1]
 N1 to N14 : Divide ratio setting bits for the TX section or RX section programmable counter (5 to 2,047) [Table. 4]
 A1 to A7 : Divide ratio setting bits for the TX section or RX section swallow counter (0 to 127) [Table. 5]
 SW_{TX/RX} : Divide ratio setting bit for the prescaler (TX section : SW_{TX}, RX section: SW_{RX}) [Table. 6]
 FC_{TX/RX} : Phase control bit for the phase detector (TX section : FC_{TX}, RX section : FC_{RX}) [Table. 7]
 LDS : LD/fout signal select bit [Table. 8]
NOTE: Data input with MSB first.

Table2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio (R)	R 14	R 13	R 12	R 11	R 10	R 9	R 8	R 7	R 6	R 5	R 4	R 3	R 2	R 1
5	0	0	0	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	0	0	0	1	1	0
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio less than 5 is prohibited.

Table.3 Test Purpose Bit Setting

T 1	T 2	LD/fout pin state
L	L	Outputs fr _{TX}
H	L	Outputs fr _{RX}
L	H	Outputs fp _{TX}
H	H	Outputs fp _{RX}

Table.4 Binary 11-bit Programmable Counter Data Setting

Divide ratio (N)	N 11	N 10	N 9	N 8	N 7	N 6	N 5	N 4	N 3	N 2	N 1
5	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	1	1	0
.	.	.	.	.	.	.	.	.	.	.	.
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio less than 5 is prohibited.

Table.5 Binary 7-bit Swallow Counter Data Setting

Divide ratio (A)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
.	.	.	.	.	.	.	.
127	1	1	1	1	1	1	1

Note: Divide ratio (A) range = 0 to 127

Table. 6 Prescaler Data Setting

		SW = "H"	SW = "L"
Prescaler divide ratio	TX-PLL	64/65	128/129
	RX-PLL	64/65	128/129

Table. 7 Phase Comparator Phase Switching Data Setting

	FC = H	FC = L
$f_r > f_p$	H	L
$f_r = f_p$	Z	Z
$f_r < f_p$	L	H
VCO polarity	(1)	(2)

Note: • Z = High-impedance
• Depending upon the VCO and LPF polarity, FC bit should be set.





Table. 8 LD/fout Output Select Data Setting

LDS	LD/fout output signal
H	fout ($f_{rTX/RX}$, $f_{pTX/RX}$) signals
L	LD signal


Serial Data Input Timing



On rising edge of the clock, one bit of the data is transferred into the shift register.

Parameter	Min	Typ	Max	Unit	Parameter	Min	Typ	Max	Unit
t_1	20	—	—	ns	t_5	30	—	—	ns
t_2	20	—	—	ns	t_6	100	—	—	ns
t_3	30	—	—	ns	t_7	100	—	—	ns
t_4	20	—	—	ns					

■ PHASE DETECTOR OUTPUT WAVEFORM



LD Output Logic Table

TX-PLL section	RX-PLL section	LD output
Locking state / Power saving state	Locking state / Power saving state	H
Locking state / Power saving state	Unlocking state	L
Unlocking state	Locking state / Power saving state	L
Unlocking state	Unlocking state	L

Note: • Phase error detection range = -2π to $+2\pi$

- Pulses on DoTX/RX signals are output to prevent dead zone.
- LD output becomes low when phase error is t_{WU} or more.
- LD output becomes high when phase error is t_{WL} or less and continues to be so for three cycles or more.
- t_{WU} and t_{WL} depend on OSCin input frequency as follows.
 $t_{WU} \geq 8/f_{osc}$: i.e. $t_{WU} \geq 625\text{ns}$ when $f_{osc} = 12.8\text{ MHz}$
 $t_{WL} \leq 16/f_{osc}$: i.e. $t_{WL} \leq 1250\text{ns}$ when $f_{osc} = 12.8\text{ MHz}$

■ POWER SAVING MODE (Intermittent Mode Control Circuit)

Setting a PS_{TX(RX)} pin to Low, TX-PLL (RX-PLL) enters into power saving mode resultant current consumption can be limited to 0.1 μ A (typ.). Setting PS pin to High, power saving mode is released so that the device works normally. In addition, the intermittent operation control circuit is included which helps smooth start up from stand by mode. In general, the power consumption can be saved by the intermittent operation that powering down or waking up the synthesizer. Such case, if the PLL is powered up uncontrolled, the resulting phase comparator output signal is unpredictable due to an undefined phase relation between reference frequency (fr) and comparison frequency (fp) and may in the worst case take longer time for lock up of the loop.

To prevent this, the intermittent operation control circuit enforces a limited error signal output of the phase detector during power up. Thus keeping the loop locked.

PS pin must be set "L" at Power-ON.

Allow 1 μ s after frequency stabilization on power-up for exiting the power saving mode (PS: L to H)

Serial data can be entered during the power saving mode.

During the power saving mode, the corresponding section except for indispensable circuit for the power saving function stops working, then current consumption is reduced to 10 μ A per one PLL section.

At that time, the Do and LD become the same state as when a loop is locking. That is, the Do becomes high impedance.

A VCO control voltage is naturally kept at the locking voltage which defined by a LPF's time constant. As a result of this, VCO's frequency is kept at the locking frequency.


PS _{TX}	PS _{RX}	TX-PLL counters	RX-PLL counters	OSC input buffer
L	L	OFF	OFF	OFF
H	L	ON	OFF	ON
L	H	OFF	ON	ON
H	H	ON	ON	ON

■ ANALOG SWITCH (BSC_{TX} Pin)

The analog switch is set on or off by the BSC_{TX} input. When the switch is on, the output of the charge pump (Do_{TX}) is output from the BS_{TX} pin. (The pin goes to high impedance when the switch is off.)


Analog switch	BSC _{TX}
ON	H
OFF	L

As in the example shown in the figure below, placing the analog switch midway through the LPF (LPF1 + LPF2) allows the LPF time constant to be reduced during PLL channel switching so as to speed up the lock up time.




■ TYPICAL CHARACTERISTICS


Input sensitivity of FIN (RX) vs. Input frequency



Input sensitivity of FIN (TX) vs. Input frequency





Input sensitivity of OSC vs. Input frequency



(Continued)

RX Do output current



Conditions: $T_a = +25^\circ\text{C}$



(Continued)

TX Do output current


Conditions: $T_a = +25^\circ\text{C}$




(Continued)

Input impedance

finRX Pin




finTX Pin




(Continued)

MB15F04


(Continued)



■ TEST CIRCUIT (Prescaler Input/Programmable Reference Divider Input Sensitivity Test)



■ APPLICATION EXAMPLE



Clock, Data, LE: Schmitt trigger circuit is provided (insert a pull-down or pull-up resistor to prevent oscillation when open-circuited in the input).

BSCTX : Always pull-down the BSCTX pin when not using the analog switch output (BS_{TX}). (Do not leave the pin open.)

■ ORDERING INFORMATION


Part number	Package	Remarks
MB15F04 PFV	20pin, Plastic SSOP (FPT-20P-M03)	

MB15F04

■ PACKAGE DIMENSION

20 pins, Plastic SSOP
(FPT-20P-M03)

* : These dimensions do not include resin protrusion.



© 1994 FUJITSU LIMITED F20012S-2C-4

Dimensions in mm (inches)