

ICS874005 PCI EXPRESSTM

JITTER ATTENUATOR

GENERAL DESCRIPTION



The ICS874005 is a high performance Differentialto-LVDS Jitter Attenuator designed for use in PCI Express™ systems. In some PCI Express™ systems, such as those found in desktop PCs. the PCI Express™ clocks are generated from a

low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter attenuator may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The ICS874005 has 3 PLL bandwidth modes: 200KHz, 400KHz, and 800KHz. The 200KHz mode will provide maximum jitter attenuation, but with higher PLL tracking skew and spread spectrum modulation from the motherboard synthesizer may be attenuated. 400KHz provides an intermediate bandwidth that can easily track triangular spread profiles, while providing good jitter attenuation. 800KHz bandwidth provides the best tracking skew and will pass most spread profiles, but the jitter attenuation will not be as good as the lower bandwidth modes. Because some 2.5 Gb serdes have x20 multipliers while others have than x25 multipliers, the 874005 can be set for 1:1 mode or 5/4 multiplication mode (i.e. 100MHz input/125MHz output) using the F_SEL pins.

The ICS874005 uses ICS 3rd Generation FemtoClock™ PLL technology to achive the lowest possible phase noise. The device is packaged in a 24 Lead TSSOP package, making it ideal for use in space constrained applications such as PCI Express™ add-in cards.

FEATURES

- (5) Differential LVDS output pairs
- (1) Differential clock input
- CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Output frequency range: 98MHz 160MHz
- Input frequency range: 98MHz 128MHz
- VCO range: 490MHz 640MHz
- Cycle-to-cycle jitter: 15ps (typical)
- · 3.3V operating supply
- · 3 bandwidth modes allow the system designer to make jitter attenuation/tracking skew design trade-offs
- 0°C to 70°C ambient operating temperature

PLL BANDWIDTH


BW SEL

0 = PLL Bandwidth: ~200KHz

Float = PLL Bandwidth: ~400KHz (Default)

1 = PLL Bandwidth: ~800KHz

BLOCK DIAGRAM



PIN ASSIGNMENT

nQB2□	1	24	QB2
nQA1□	2	23	□ V _{DDO}
QA1□	3	22	QB1
V _{DDO}	4	21	nQB1
QA0□	5	20	□ QB0
nQA0□	6	19	nQB0
MR□	7	18	☐ F_SELB
BW_SEL□	8	17	OEB
Vdda □	9	16	GND
F_SELA□	10	15	GND
V _{DD} □	11	14	nCLK
OEA□	12	13	CLK

ICS874005 24-LeadTSSOP

4.40mm x 7.8mm x 0.92mm package body G Package Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



ICS874005
PCI EXPRESSTM
JITTER ATTENUATOR

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 24	nQB2, QB2	Output		Differential output pair. LVDS interface levels.
2, 3	nQA1, QA1	Output		Differential output pair. LVDS interface levels.
4, 23	V _{DDO}	Power		Output supply pins.
5, 6	QA0, nQA0	Output		Differential output pair. LVDS interface levels.
6	nFB_OUT	Output		Inverting differential feedback output.
7	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs (nQx) to go low and the inverted outputs (Qx) to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
8	BW_SEL	Input	Pullup/ Pulldown	Selects PLL Band Width input. LVCMOS/LVTTL interface levels.
9	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
10	F_SELA	Input	Pulldown	Frequency select pin for QAx/nQAx outputs. LVCMOS/LVTTL interface levels.
11	V _{DD}	Power		Core supply pin.
12	OEA	Input	Pullup	Output enable pin for QA pins. When HIGH, the QAx/nQAx outputs are active. When LOW, the QAx/nQAx outputs are in a high impedance state. LVCMOS/LVTTL interface levels.
13	CLK	Input	Pulldown	Non-inverting differential clock input.
14	nCLK	Input	Pullup	Inverting differential clock input.
15, 16	GND	Power		Power supply ground.
17	OEB	Input	Pullup	Output enable pin for QB pins. When HIGH, the QBx/nQBx outputs are active. When LOW, the QBx/nQBx outputs are in a high impedance state. LVCMOS/LVTTL interface levels.
18	F_SELB	Input	Pulldown	Frequency select pin for QBx/nQBx outputs. LVCMOS/LVTTL interface levels.
19, 20	nQB0, QB0	Output		Differential output pair. LVDS interface levels.
21, 22	nQB1, QB1	Output		Differential output pair. LVDS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ

TABLE 3A. OUTPUT ENABLE FUNCTION TABLE

Inputs	Outputs			
OEA/OEB	QAx/nQAx	QBx/nQBx		
0	HiZ	HiZ		
1	Enabled	Enabled		

TABLE 3B. PLL BANDWIDTH/PLL BYPASS CONTROL

Inputs PLL_BW	PLL Bandwidth
0	~200KHz
1	~800KHz
Float	~400KHz



ICS874005
PCI EXPRESSTM
JITTER ATTENUATOR

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_I -0.5 V to V_{DD} + 0.5 V

Outputs, V_{O} -0.5V to V_{DDO} + 0.5V

Package Thermal Impedance, θ_{IA} 70°C/W (0 lfpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		3.135	3.3	3.465	V
V_{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current			TBD		mA
I _{DDA}	Analog Supply Current			TBD		mA
I _{DDO}	Output Supply Current			TBD		mA

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, $TA = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	MR, OEA, OEB, F_SELA, F_SELB		2		V _{DD} + 0.3	V
IH	, , , , , , , , , , , , , , , , , , , ,	BW_SEL		V _{DD} - 0.3		V _{DD} + 0.3	٧
V _{IL}	Input Low Voltage	MR, OEA, OEB, F_SELA, F_SELB		-0.3		0.8	V
IL IL		BW_SEL		-0.3		+0.3	V
		OEA, OEB	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I _{IH}	Input High Current	BW_SEL, MR, F_SELA, F_SELB	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
l	Innut Low Current	BW_SEL, OEA, OEB	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
I _{IL}	Input Low Current	F_SELA, F_SELB, MR	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ

Table 4C. Differential DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μA
I'IH	Input High Current	nCLK	$V_{DD} = V_{IN} = 3.465V$	5			
	Innut Low Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I I _{IL}	Input Low Current	nCLK	$V_{DD} = V_{IN} = 3.465V$	-150			
V _{PP}	Peak-to-Peak Input Voltage			0.15		1.3	٧
V _{CMR}	Common Mode Input Voltage; NOTE 1, 2			GND + 0.5		V _{DD} - 0.85	V

NOTE 1: Common mode voltage is defined as V_{IH}.

NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is V_{DD} + 0.3V.



ICS874005 PCI EXPRESSTM JITTER ATTENUATOR

Table 4D. LVDS DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage			180		mV
$\Delta V_{\sf OD}$	V _{OD} Magnitude Change			50		mV
V _{os}	Offset Voltage			1.25		V
ΔV_{os}	V _{os} Magnitude Change			50		mV

Table 5. AC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency		98		160	MHz
tjit(cc)	Cycle-to-Cycle Jitter, NOTE 1			15		ps
t_R / t_F	Output Rise/Fall Time	20% to 80%		340		ps
odc	Output Duty Cycle			50		%


NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.




ICS874005 PCI EXPRESSTM JITTER ATTENUATOR

PARAMETER MEASUREMENT INFORMATION







3.3V LVDS OUTPUT LOAD AC TEST CIRCUIT




DIFFERENTIAL INPUT LEVEL




CYCLE-TO-CYCLE JITTER



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



OUTPUT RISE/FALL TIME



OFFSET VOLTAGE SETUP

ICS874005
PCI EXPRESSTM
JITTER ATTENUATOR

APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS874005 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\text{DD}}, V_{\text{DDA}},$ and V_{DDO} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10Ω resistor along with a $10\mu\text{F}$ and a $.01\mu\text{F}$ bypass capacitor should be connected to each V_{CGA} pin.





FIGURE 1. POWER SUPPLY FILTERING

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = $V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\rm DD}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



ICS874005 PCI EXPRESSTM JITTER ATTENUATOR

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both $\rm V_{SWING}$ and $\rm V_{OH}$ must meet the $\rm V_{PP}$ and $\rm V_{CMR}$ input requirements. Figures 3A to 3D show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 3B. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 4. In a 100 Ω differential transmission line environment, LVDS drivers require a matched load termination of 100 Ω across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the un-used outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION



ICS874005
PCI EXPRESSTM
JITTER ATTENUATOR

SCHEMATIC EXAMPLE

Figure 5 shows an example of ICS874005 application schematic. decoupling capacitor should be located as close as possible to In this example, the device is operated at VCC=3.3V. The the power pin. The input is driven by a 3.3V LVPECL driver.




FIGURE 5. ICS874005 SCHEMATIC EXAMPLE



ICS874005
PCI ExpressTM
Jitter Attenuator

RELIABILITY INFORMATION

Table 6. $\theta_{\text{JA}} \text{vs. Air Flow Table for 24 Lead TSSOP}$

θ _{JA} by Velocity (Linear Feet per Minute)					
	0	200	500		
Multi-Layer PCB, JEDEC Standard Test Boards	70°C/W	63°C/W	60°C/W		

TRANSISTOR COUNT

The transistor count for ICS874005 is: 1206

ICS874005 PCI EXPRESSTM JITTER ATTENUATOR

PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWBOL	Minimum	Maximum
N	2	4
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	7.70	7.90
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



ICS874005
PCI EXPRESSTM
JITTER ATTENUATOR

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS874005AG	ICS874005AG	24 Lead TSSOP	tube	0°C to 70°C
ICS874005AGT	ICS874005AG	24 Lead TSSOP	tape & reel	0°C to 70°C

The aforementioned trademarks, HiPerClockS™ and PCI Express™ are a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.