

THERMAL FET HAF2001

Silicon N Channel MOS FET Series

HITACHI

3rd. Edition
July 1996

Application

Power switching
Over temperature shut-down capability

Features

This FET has the over temperature shut-down capability sensing to the junction temperature. This FET has the built-in over temperature shut-down circuit in the gate area. And this circuit operation to shut-down the gate voltage in case of high junction temperature like applying over power consumption, over current etc.

- Logic level operation (4 to 6 V Gate drive)
- High endurance capability against to the short circuit
- Built-in the over temperature shut-down circuit
- Latch type shut-down operation (Need 0 voltage recovery)




Table 1 Absolute Maximum Ratings ($T_a = 25^\circ\text{C}$)

Item	Symbol	Ratings	Unit
Drain to source voltage	V_{DSS}	60	V
Gate to source voltage	V_{GSS+}	16	V
Gate to source voltage	V_{GSS-}	-2.8	V
Drain current	I_D	20	A
Drain peak current	$I_{D(pulse)}^*$	40	A
Body-drain diode reverse drain current	I_{DR}	20	A
Channel dissipation	P_{ch}^{**}	50	W
Channel temperature	T_{ch}	150	$^\circ\text{C}$
Storage temperature	T_{stg}	-55 to +150	$^\circ\text{C}$

* $PW \leq 10\mu\text{s}$, duty cycle $< 1\%$

** Value at $T_c = 25^\circ\text{C}$

Table 2 Typical Operation Characteristics

HAF2001





Item	Symbol	Min	Typ	Max	Unit	Test conditions
Input voltage	V_{IH}	3.5	—	—	V	
	V_{IL}	—	—	1.2	V	
Input current (Gate non shut down)	I_{IH}	—	—	100	μA	$V_i = 8\text{ V}, V_{DS} = 0$
	I_{IL}	—	—	50	μA	$V_i = 3.5\text{ V}, V_{DS} = 0$
	I_i	—	—	1	μA	$V_i = 1.2\text{ V}, V_{DS} = 0$
Input current (Gate shut down)	$I_{IH(sd)1}$	—	0.8	—	mA	$V_i = 8\text{ V}, V_{DS} = 0$
	$I_{IH(sd)2}$	—	0.35	—	mA	$V_i = 3.5\text{ V}, V_{DS} = 0$
Shut down temperature	T_{sd}	—	175	—	$^{\circ}C$	Channel temperature





Table 3 Electrical Characteristics (Ta = 25°C)





Item	Symbol	Min	Typ	Max	Unit	Test conditions
Drain current	I_{D1}	10	—	—	A	$V_{GS} = 3.5 \text{ V}$, $V_{DS} = 10 \text{ V}$
Drain current	I_{D2}	—	—	10	mA	$V_{GS} = 1.2 \text{ V}$, $V_{DS} = 10 \text{ V}$
Drain to source breakdown voltage	$V_{(BR)DSS}$	60	—	—	V	$I_D = 10 \text{ mA}$, $V_{GS} = 0$
Gate to source breakdown voltage	$V_{(BR)GSS} +$	16	—	—	V	$I_G = 100 \mu\text{A}$, $V_{DS} = 0$
Gate to source breakdown voltage	$V_{(BR)GSS} -$	-2.8	—	—	V	$I_G = -100 \mu\text{A}$, $V_{DS} = 0$
Gate to source leak current	$I_{GSS} + 1$	—	—	100	μA	$V_{GS} = 8 \text{ V}$, $V_{DS} = 0$
	$I_{GSS} + 2$	—	—	50	μA	$V_{GS} = 3.5 \text{ V}$, $V_{DS} = 0$
	$I_{GSS} + 3$	—	—	1	μA	$V_{GS} = 1.2 \text{ V}$, $V_{DS} = 0$
	$I_{GSS} -$	—	—	-100	μA	$V_{GS} = -2.4 \text{ V}$, $V_{DS} = 0$
Input current (shut down)	$I_{GS(op)1}$	—	0.8	—	mA	$V_{GS} = 8 \text{ V}$, $V_{DS} = 0$
	$I_{GS(op)2}$	—	0.35	—	mA	$V_{GS} = 3.5 \text{ V}$, $V_{DS} = 0$
Zero gate voltage drain current	I_{DSS}	—	—	250	μA	$V_{DS} = 50 \text{ V}$, $V_{GS} = 0$
Gate to source cut off voltage	$V_{GS(off)}$	1.0	—	2.25	V	$I_D = 1 \text{ mA}$, $V_{DS} = 10 \text{ V}$
Static drain to source on state resistance	$R_{DS(on)}$	—	50	65	$\text{m}\Omega$	$I_D = 10 \text{ A}$, $V_{GS} = 4 \text{ V}^*$
	$R_{DS(on)}$	—	30	43	$\text{m}\Omega$	$I_D = 10 \text{ A}$, $V_{GS} = 10 \text{ V}^*$
Forward transfer admittance	$ y_{fs} $	6	12	—	S	$I_D = 10 \text{ A}^*$ $V_{DS} = 10 \text{ V}$
Output capacitance	C_{oss}	—	630	—	pF	$V_{DS} = 10 \text{ V}$, $V_{GS} = 0$ $f = 1 \text{ MHz}$
Turn-on delay time	$t_{d(on)}$	—	7.5	—	μs	$I_D = 5 \text{ A}$
Rise time	t_r	—	29	—	μs	$V_{GS} = 5 \text{ V}$
Turn-off delay time	$t_{d(off)}$	—	34	—	μs	$R_L = 6 \Omega$
Fall time	t_f	—	26	—	μs	
Body-drain diode forward voltage	V_{DF}	—	1.0	—	V	$I_F = 20 \text{ A}$, $V_{GS} = 0$
Body-drain diode reverse recovery time	t_{rr}	—	110	—	ns	$I_F = 20 \text{ A}$, $V_{GS} = 0$, $diF / dt = 50 \text{ A} / \mu\text{s}$
Over load shut down operation time (Note 1)	t_{os1}	—	1.8	—	ms	$V_{GS} = 5 \text{ V}$, $V_{DD} = 12 \text{ V}$
	t_{os2}	—	0.7	—	ms	$V_{GS} = 5 \text{ V}$, $V_{DD} = 24 \text{ V}$

(Note 1) Including the junction temperature raise of the over loaded condition.


* Pulse Test









Gate to Source Voltage vs.
Shutdown Time of Load-Short Test





Shutdown Case Temperature vs.
Gate to Source Voltage




TTL Drive Characteristics




Test Circuit






Switching Time Test Circuit





Waveform



Package Dimensions

Unit : mm

• HDBAK



Hitachi Code	TO-220AB
EIAJ	SC-46
JEDEC	—