

# THERMAL FET HAF2001

## Silicon N Channel MOS FET Series

**HITACHI**

3rd. Edition  
July 1996

### Application

Power switching  
Over temperature shut-down capability

### Features

This FET has the over temperature shut-down capability sensing to the junction temperature. This FET has the built-in over temperature shut-down circuit in the gate area. And this circuit operation to shut-down the gate voltage in case of high junction temperature like applying over power consumption, over current etc.

- Logic level operation (4 to 6 V Gate drive)
- High endurance capability against to the short circuit
- Built-in the over temperature shut-down circuit
- Latch type shut-down operation  
(Need 0 voltage recovery)




Table 1 Absolute Maximum Ratings ( $T_a = 25^\circ\text{C}$ )

Item	Symbol	Ratings	Unit
Drain to source voltage	$V_{DSS}$	60	V
Gate to source voltage	$V_{GSS+}$	16	V
Gate to source voltage	$V_{GSS-}$	-2.8	V
Drain current	$I_D$	20	A
Drain peak current	$I_{D(\text{pulse})}^*$	40	A
Body-drain diode reverse drain current	$I_{DR}$	20	A
Channel dissipation	$P_{ch}^{**}$	50	W
Channel temperature	$T_{ch}$	150	$^\circ\text{C}$
Storage temperature	$T_{stg}$	-55 to +150	$^\circ\text{C}$

\*  $PW \leq 10\mu\text{s}$ , duty cycle < 1 %

\*\* Value at  $T_c = 25^\circ\text{C}$

Table 2 Typical Operation Characteristics

## HAF2001





Item	Symbol	Min	Typ	Max	Unit	Test conditions
Input voltage	$V_{IH}$	3.5	—	—	V	
	$V_{IL}$	—	—	1.2	V	
Input current (Gate non shut down)	$I_{IH}$	—	—	100	$\mu A$	$V_i = 8 V, V_{DS} = 0$
	$I_{IL}$	—	—	50	$\mu A$	$V_i = 3.5 V, V_{DS} = 0$
	$I_I$	—	—	1	$\mu A$	$V_i = 1.2 V, V_{DS} = 0$
Input current (Gate shut down)	$I_{IH(sd)1}$	—	0.8	—	mA	$V_i = 8 V, V_{DS} = 0$
	$I_{IH(sd)2}$	—	0.35	—	mA	$V_i = 3.5 V, V_{DS} = 0$
Shut down temperature	$T_{sd}$	—	175	—	°C	Channel temperature


**Table 3 Electrical Characteristics (Ta = 25°C)**

Item	Symbol	Min	Typ	Max	Unit	Test conditions
Drain current	I <sub>D1</sub>	10	—	—	A	V <sub>GS</sub> = 3.5 V, V <sub>DS</sub> = 10 V
Drain current	I <sub>D2</sub>	—	—	10	mA	V <sub>GS</sub> = 1.2 V, V <sub>DS</sub> = 10 V
Drain to source breakdown voltage	V <sub>(BR)DSS</sub>	60	—	—	V	I <sub>D</sub> = 10 mA, V <sub>GS</sub> = 0
Gate to source breakdown voltage	V <sub>(BR)GSS</sub> +	16	—	—	V	I <sub>G</sub> = 100 μA, V <sub>DS</sub> = 0
Gate to source breakdown voltage	V <sub>(BR)GSS</sub> -	-2.8	—	—	V	I <sub>G</sub> = -100 μA, V <sub>DS</sub> = 0
Gate to source leak current	I <sub>GSS</sub> + 1	—	—	100	μA	V <sub>GS</sub> = 8 V, V <sub>DS</sub> = 0
	I <sub>GSS</sub> + 2	—	—	50	μA	V <sub>GS</sub> = 3.5 V, V <sub>DS</sub> = 0
	I <sub>GSS</sub> + 3	—	—	1	μA	V <sub>GS</sub> = 1.2 V, V <sub>DS</sub> = 0
	I <sub>GSS</sub> -	—	—	-100	μA	V <sub>GS</sub> = -2.4 V, V <sub>DS</sub> = 0
Input current (shut down)	I <sub>GS(op)1</sub>	—	0.8	—	mA	V <sub>GS</sub> = 8 V, V <sub>DS</sub> = 0
	I <sub>GS(op)2</sub>	—	0.35	—	mA	V <sub>GS</sub> = 3.5 V, V <sub>DS</sub> = 0
Zero gate voltage drain current	I <sub>DSS</sub>	—	—	250	μA	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0
Gate to source cut off voltage	V <sub>GS(off)</sub>	1.0	—	2.25	V	I <sub>D</sub> = 1 mA, V <sub>DS</sub> = 10 V
Static drain to source on state resistance	R <sub>DS(on)</sub>	—	50	65	mΩ	I <sub>D</sub> = 10 A, V <sub>GS</sub> = 4 V*
	R <sub>DS(on)</sub>	—	30	43	mΩ	I <sub>D</sub> = 10 A, V <sub>GS</sub> = 10 V*
Forward transfer admittance	y <sub>fs</sub>	6	12	—	S	I <sub>D</sub> = 10 A*, V <sub>DS</sub> = 10 V
Output capacitance	C <sub>oss</sub>	—	630	—	pF	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 f = 1 MHz
Turn-on delay time	t <sub>d(on)</sub>	—	7.5	—	μs	I <sub>D</sub> = 5 A
Rise time	t <sub>r</sub>	—	29	—	μs	V <sub>GS</sub> = 5 V
Turn-off delay time	t <sub>d(off)</sub>	—	34	—	μs	R <sub>L</sub> = 6 Ω
Fall time	t <sub>f</sub>	—	26	—	μs	
Body-drain diode forward voltage	V <sub>DF</sub>	—	1.0	—	V	I <sub>F</sub> = 20 A, V <sub>GS</sub> = 0
Body-drain diode reverse recovery time	t <sub>rr</sub>	—	110	—	ns	I <sub>F</sub> = 20 A, V <sub>GS</sub> = 0, diF / dt = 50 A / μs
Over load shut down operation time (Note 1)	t <sub>os1</sub>	—	1.8	—	ms	V <sub>GS</sub> = 5 V, V <sub>DD</sub> = 12 V
	t <sub>os2</sub>	—	0.7	—	ms	V <sub>GS</sub> = 5 V, V <sub>DD</sub> = 24 V





(Note 1) Including the junction temperature raise of the over loaded condition. \* Pulse Test





# HAF2001







## HAF2001





# HAF2001



**Package Dimensions**

Unit : mm

