September 2001 Revised September 2001 GTLP36T612 36-Bit LVTTL/GTLP Universal Bus Transceiver

GTLP36T612 36-Bit LVTTL/GTLP Universal Bus Transceiver

General Description

FAIRCHILD

SEMICONDUCTOR

The GTLP36T612 is an 36-bit universal bus transceiver which provides LVTTL to GTLP signal level translation. It allows for transparent, latched and clocked modes of data transfer. The device provides a high speed interface for cards operating at LVTTL logic levels and a backplane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transistor logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTLP has internal edge-rate control and is Process, Voltage, and Temperature (PVT) compensated. Its function is similar to BTL or GTL but with different output levels and receiver thresholds. GTLP output LOW level is less than 0.5V, the output HIGH is 1.5V and the receiver threshold is 1.0V.

Features

- Bidirectional interface between GTLP and LVTTL logic levels
- Designed with edge rate control circuitry to reduce output noise on the GTLP port
- Partitioned as two 18-Bit transceivers with individual latch timing and output control
- V_{REF} pin provides external supply reference voltage for receiver threshold adjustibility
- Special PVT compensation circuitry to provide consistent performance over variations of process, supply voltage and temperature
- TTL compatible driver and control inputs
- Designed using Fairchild advanced BiCMOS technology
- Bushold data inputs on A port to eliminate the need for
- external pull-up resistors for unused inputs Power up/down and power off high impedance for live insertion
- Open drain on GTLP to support wired-or connection
- Flow through pinout optimizes PCB layout
- D-type flip-flop, latch and transparent data paths
- A Port source/sink -24mA/+24mA
- B Port sink +50mA
- For more information see AN-5026, Using BGA Packages

Ordering Code:

Order Number	Package Number	Package Description
GTLP36T612GX	BGA114A	114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
(Note 1)		[TAPE and REEL]
Note 1: BGA package a	available in Tape and Reel	only.

GTLP36T612

Truth Table

(Note 2)


	Inputs					Mode
CEAB	OEAB	LEAB	CLKAB	A	в	
Х	Н	Х	Х	Х	Z	Latched
L	L	L	Н	х	B ₀ (Note 3)	storage
L	L	L	L	х	B ₀ (Note 4)	of A data
Х	L	Н	Х	L	L	Transparent
х	L	Н	Х	н	н	
L	L	L	\uparrow	L	L	Clocked
L	L	L	\uparrow	н	н	storage
						of A data
Н	L	L	Х	Х	B ₀ (Note 4)	Clock inhibit


Note 2: A-to-B data flow is shown. B-to-A data flow is similar but uses $\overline{\text{OEBA}},$ LEBA, CLKBA, and $\overline{\text{CEBA}}.$

Note 3: Output level before the indicated steady state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW. Note 4: Output level before the indicated steady-state input conditions

Note 4: Output level before the indicated steady-state input conditions were established.

Connection Diagram





(Top Thru View)

Pin Descriptions

Pin Names	Description
OEAB	A-to-B Output Enable (Active LOW) (LVTTL Level)
OEBA	B-to-A Output Enable (Active LOW) (LVTTL Level)
CEAB	A-to-B Clock/LE Enable (Active LOW) (LVTTL Level)
CEBA	B-to-A Clock/LE Enable (Active LOW) (LVTTL Level)
LEAB	A-to-B Latch Enable (Transparent HIGH) (LVTTL Level)
LEBA	B-to-A Latch Enable (Transparent HIGH) (LVTTL Level)
V _{REF}	GTLP Input Threshold Reference Voltage
CLKAB	A-to-B Clock (LVTTL Level)
CLKBA	B-to-A Clock (LVTTL Level)
A ₁ –A ₁₈	A-to-B Data Inputs or B-to-A 3-STATE Outputs
B ₁ –B ₁₈	B-to-A Data Inputs or A-to-B Open Drain Outputs

FBGA Pin Assignments

Number in front of each pin indicates word.


		-				
	1	2	3	4	5	6
Α	1A ₂	1A ₁	10EAB	1CLKAB	1B ₂	1B ₁
В	1A ₄	1A ₃	1LEAB	1CEAB	1B ₄	1B ₃
С	1A ₆	1A ₅	V _{CC}	V _{CC}	1B ₆	1B ₅
D	1A ₈	1A ₇	GND	GND	1B ₈	1B ₇
E	1A ₁₀	1A ₉	GND	GND	1B ₁₀	1B ₉
F	1A ₁₂	1A ₁₁	GND	GND	1B ₁₂	1B ₁₁
G	1A ₁₄	1A ₁₃	V _{CC}	V _{REF}	1B ₁₄	1B ₁₃
Н	1A ₁₆	1A ₁₅	10EBA	1CEBA	1B ₁₆	1B ₁₅
J	1A ₁₈	1A ₁₇	1LEBA	1CLKBA	1B ₁₈	1B ₁₇
к						
L	2A ₂	2A ₁	20EAB	2CLKAB	2B ₂	2B ₁
М	2A ₄	2A ₃	2LEAB	2CEAB	2B ₄	2B ₃
Ν	2A ₆	2A ₅	V _{CC}	V _{CC}	2B ₆	2B ₅
Р	2A ₈	2A ₇	GND	GND	2B ₈	2B ₇
R	2A ₁₀	2A ₉	GND	GND	2B ₁₀	2B ₉
Т	2A ₁₂	2A ₁₁	GND	GND	2B ₁₂	2B ₁₁
U	2A ₁₄	2A ₁₃	V _{CC}	V _{REF}	2B ₁₄	2B ₁₃
۷	2A ₁₆	2A ₁₅	20EBA	2CEBA	2B ₁₆	2B ₁₅
w	2A ₁₈	2A ₁₇	2LEBA	2CLKBA	2B ₁₈	2B ₁₇

Functional Description

The GTLP36T612 is an 36-bit registered transceiver containing D-type flip-flop, latch and transparent modes of operation for the data path. Data flow in each direction is controlled by the clock enables (CEAB and CEBA), latch enables (LEAB and LEBA), clock (CLKAB and CLKBA) and output enables (OEAB and OEBA). The clock enables (CEAB and CEBA) and the output enables (OEAB and OEBA) control the 18 bits of data for the A-to-B and B-to-A directions respectively. For A-to-B data flow, when CEAB is LOW, the device operates on the LOW-to-HIGH transition of CLKAB for the flip-flop and on the HIGH-to-LOW transition of LEAB for the latch path. That is, if CEAB is LOW and LEAB is LOW the A data is

and on the HIGH-to-LOW transition of LEAB for the latch path. That is, if CEAB is LOW and LEAB is LOW the A data is latched regardless as to the state of CLKAB (HIGH or LOW) and if LEAB is HIGH the device is in transparent mode. When OEAB is LOW the <u>outputs are active</u>. When OEAB is HIGH the outputs are HIGH impedance. The data flow of B-to-A is similar except that CEBA, OEBA, LEBA, and CLKBA are used.





Absolute Maximum Ratings(Note 5)

		Conditions (Not
Supply Voltage (V _{CC})	-0.5V to +4.6V	
DC Input Voltage (V _I)	-0.5V to +4.6V	Supply Voltage V _{CC} /V _C
DC Output Voltage (V _O)		Bus Termination Voltag
Outputs 3-STATE	-0.5V to +4.6V	GTLP
Outputs Active (Note 6)	–0.5V to V _{CC} + 0.5V	V _{REF}
DC Output Sink Current into		Input Voltage (VI)
A Port I _{OL}	48 mA	on A Port and Contro
DC Output Source Current from		on B Port
A Port I _{OH}	–48 mA	HIGH Level Output Cu
DC Output Sink Current into		A Port
B Port in the LOW State, I _{OL}	100 mA	LOW Level Output Cur
DC Input Diode Current (I _{IK})		A Port
V ₁ < 0V	–50 mA	B Port
DC Output Diode Current (I _{OK})		Operating Temperature
V _O < 0V	–50 mA	Note 5: Absolute Maximum of
V _O > V _{CC}	+50 mA	which damage to the device conditions beyond those indic
ESD Performance	>2000V	Functional operation under a implied.
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	Note 6: In Absolute Maximum

Recommended Operating Conditions (Note 7)

Supply Voltage V _{CC} /V _{CCQ}	3.15V to 3.45V
Bus Termination Voltage (V _{TT})	
GTLP	1.47V to 1.53V
V _{REF}	0.98V to 1.02V
Input Voltage (V _I)	
on A Port and Control Pins	0.0V to 3.45V
on B Port	0.0V to 3.45V
HIGH Level Output Current (I _{OH})	
A Port	–24 mA
LOW Level Output Current (I _{OL})	
A Port	+24 mA
B Port	+50 mA
Operating Temperature (T _A)	$-40^\circ C$ to $+85^\circ C$

Note 5: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions in not implied.

Note 6: I_O Absolute Maximum Rating must be observed. Note 7: Unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range, $V_{REF} = 1.0V$ (unless otherwise noted).

	Symbol	Test Condition	IS	Min	Typ (Note 8)	Max	Units	
V _{IH}	B Port			V _{REF} +0.05		V _{TT}	V	
	Others			2.0			v	
VIL	B Port			0.0		V _{REF} - 0.05	V	
	Others				0.8	v		
V _{REF}	GTLP (Note 9)				1.0		V	
V _{IK}		V _{CC} = 3.15V	I _I = -18 mA			-1.2	V	
V _{OH}	A Port	V _{CC} , V _{CCQ} = Min to Max (Note 10)	I _{OH} = -100 μA	V _{CC} -0.2				
		V _{CC} = 3.15V	I _{OH} = -8 mA	2.4			V	
			I _{OH} = -24mA	2.0				
V _{OL}	A Port	V _{CC} , V _{CCQ} = Min to Max (Note 10)	I _{OL} = 100 μA			0.2	V	
		V _{CC} = 3.15V	I _{OL} = 24mA			0.5		
	B Port	V _{CC} = 3.15V	I _{OL} = 40 mA			0.40	V	
			I _{OL} = 50 mA			0.55	v	
l _l	Control Pins	V _{CC} = Min to Max (Note 10)	$V_I = 3.45V \text{ or } 0V$			±5	μA	
	A Port	V _{CC} = 3.45V	$V_I = 0V$			-10	μΑ	
			V _I = 3.45			10		
	B Port	V _{CC} = 3.45V	$V_I = V_{CC}$			5		
			$V_I = 0$			-5	μA	
IOFF	A Port and Control Pins	$V_{CC} = 0$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 3.45 \text{V}$			30	μA	
I _{I(hold)}	A Port	V _{CC} = 3.15V	V _I = 0.8V	75				
. ,			V _I = 2.0V			-75	μA	
I _{OZH}	A Port	V _{CC} = 3.45V	V _O = 3.45			10		
	B Port		V _O = 3.45V			5	μA	
l _{OZL}	A Port	V _{CC} = 3.45V V _O = 0V				-10	μA	
	B Port	1	$V_0 = 0V$			-5		
Icc	A or B Ports	$V_{CC} = 3.45V$	Outputs HIGH		60	80		
(V _{CC} /V _{CCQ})		$I_{O} = 0$	Outputs LOW		60	80	mA	
		$V_I = V_{CC}$ or GND	Outputs Disabled		60	90		

DC Electrical Characteristics (Continued)

	Symbol	Test Condition		Min	Typ (Note 8)	Max	Units	
∆I _{CC} (Note 11)	A Port and Control Pins	$V_{CC} = 3.45$ V, A or Control Inputs at V_{CC} or GND	One Input at 2.7V			2	mA	
Ci	Control Pins		$V_I = V_{CC} \text{ or } 0$		6			
	A Port		$V_I = V_{CC}$ or 0		7.5		pF	
	B Port		$V_I = V_{CC}$ or 0		9.0			

Note 8: All typical values are at V_{CC} = 3.3V, V_{CCQ} = 3.3V, and T_A = 25^{\circ}C.

Note 9: GTLP V_{REF} and V_{TT} are specified to 2% tolerance since signal integrity and noise margin can be significantly degraded if these supplies are noisy. In addition, V_{TT} and Rterm can be adjusted beyond the recommended operating conditions to accommodate backplane impedances other than 50 Ω , but must remain within the boundaries of the DC Absolute Maximum ratings. Similarly V_{REF} can be adjusted to optimize noise margin.

Note 10: For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions.

Note 11: This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

AC Operating Requirements

Over recommended ranges of supply voltage and operating free-air temperature, V_{REF} = 1.0V (unless otherwise noted).

Symbol		Test Conditions	Min	Max	Unit
f _{MAX}	Maximum Clock Frequency		175		MHz
t _{WIDTH}	Pulse Duration	LEAB or LEBA HIGH	3.0		
	CLKAB or CLKBA HIGH or LOW	3.0		ns	
t _{SU}	Setup Time	A before CLKAB↑	1.1		
		B before CLKBA↑	3.0		
		A before LEAB	1.1		ns
		B before LEBA	2.7		
	CEAB before CLKAB [↑]	1.2		1	
		CEBA before CLKBA1	1.4		
t _{HOLD}	Hold Time	A after CLKAB↑	0.0		
		B after CLKBA↑	0.0		-
		A after LEAB	0.8		
		B after LEBA	0.0		ns
	CEAB after CLKAB [↑]	1.0			
		CEBA after CLKBA↑	1.9		1

GTLP36T612


2
~
Q
F
Ö
3
Δ
F
Ċ
-

AC Electrical Characteristics

Over recommended range of supply voltage and operating free-air temperature, $V_{REF} = 1.0V$ (unless otherwise noted). $C_{v} = 30 \text{ pE}$ for B Port and $C_{v} = 50 \text{ pE}$ for A Port

Symbol	From (Input)	To (Output)	Min	Typ (Note 12)	Max	Unit
t _{PLH}	A	В	2.1	4.1	6.3	20
t _{PHL}			1.0	2.7	4.4	ns
t _{PLH}	LEAB	В	2.2	4.2	6.3	ns
t _{PHL}			1.0	2.4	4.2	115
t _{PLH}	CLKAB	В	2.2	4.4	6.5	ns
t _{PHL}			1.0	2.5	4.4	115
t _{PLH}	OEAB	В	2.0	3.8	5.6	
t _{PHL}			1.0	2.6	4.3	ns
t _{RISE}	Transition Time, B Ou	itputs (20% to 80%)		3.1		ns
t _{FALL}	Transition Time, B Ou	itputs (20% to 80%)		2.1		115
t _{PLH}	В	Α	1.8	3.8	5.8	ns
t _{PHL}			1.8	3.8	5.8	110
t _{PLH}	LEBA	A	0.3	2.2	4.6	ns
t _{PHL}			0.4	2.4	4.6	110
t _{PLH}	CLKBA	A	0.5	2.4	4.6	ns
t _{PHL}			0.6	2.6	4.6	113
t _{PZH} , t _{PZL}	OEBA	А	0.3	2.7	5.2	20
t _{PHZ} , t _{PLZ}			0.3	2.5	5.2	ns

Note 12: All typical values are at V_{CC} = 3.3V, and T_A = 25°C.



GTLP36T612

