

# FDP7045L/FDB7045L

# N-Channel Logic Level PowerTrench® MOSFET

### **General Description**

This N-Channel Logic Level MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.

These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable  $R_{\scriptscriptstyle DS(\rm on)}$  specifications resulting in DC/DC power supply designs with higher overall efficiency.


### **Features**


- 100 A, 30 V.  $R_{DS(ON)}$  = 0.0045  $\Omega$  @  $V_{GS}$  = 10 V  $R_{DS(ON)}$  = 0.006  $\Omega$  @  $V_{GS}$  = 4.5 V.
- Critical DC electrical parameters specified at elevated temperature.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.


62.5

- High performance PowerTrench technology for extremely low  $R_{\scriptscriptstyle DS(ON)}.$
- 175°C maximum junction temperature rating.

FDB Series







Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter	FDP7045L	FDB7045L	Units
V <sub>DSS</sub>	Drain-Source Voltage	;	30	V
$V_{GSS}$	Gate-Source Voltage	±	20	V
I <sub>D</sub>	Maximum Drain Current - Continuous (Note 1)	1	00	Α
			75	1
	- Pulsed (Note 1)	3	00	
P <sub>D</sub>	Total Power Dissipation @ T <sub>C</sub> = 25°C	1	25	W
	Derate above 25°C	0	.85	W/°C
$T_J$ , $T_{STG}$	Operating and Storage Junction Temperature Range	-65 to +175		∘C
Therma	I Characteristics			
$R_{\theta^{JC}}$	Thermal Resistance, Junction-to-Case	1.2		∘C/W

Package Outlines and Ordering Information

Thermal Resistance, Junction-to-Ambient

Device Marking	Device	Reel Size	Tape Width	Quantity
FDB7045L	FDB7045L	13"	24mm	800
FDP7045L	FDP7045L	Tube	N/A	45

 $R_{\theta^{JA}}$ 

°C/W

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250  \mu\text{A}$	30			V
<u>A</u> BVnss ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to 25°C		22		mV/∘C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
$I_{GSSF}$	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
$I_{GSSR}$	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V			-100	nA
On Char	acteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1	1.5	3	V
ΔVGS(th) ΛT.1	Gate Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, Referenced to 25°C		-5		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 50 \text{ A},$ $V_{GS} = 10 \text{ V}, I_D = 50 \text{ A}, T_J = 125 ^{\circ}\text{C}$ $V_{GS} = 4.5 \text{ V}, I_D = 40 \text{ A}$		0.0039 0.0056 0.0048	0.0045 0.0070 0.0060	Ω
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 10 V	50			Α
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 50 \text{ A}$		120		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$		5400		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		1170		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			530		pF
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, I_D = 50 \text{ A},$		14	30	ns
t <sub>r</sub>	Turn-On Rise Time	V <sub>GS</sub> = 10 V		114	160	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			105	150	ns
t <sub>f</sub>	Turn-Off Fall Time			115	160	ns
Qg	Total Gate Charge	V <sub>DS</sub> = 15 V,		50	70	nC
Q <sub>gs</sub>	Gate-Source Charge	$I_D = 50 \text{ A}, V_{GS} = 5 \text{ V}$		16		nC
$Q_{gd}$	Gate-Drain Charge			16		nC
Drain-So	ource Diode Characteristics	and Maximum Ratings				
I <sub>S</sub>	Maximum Continuous Drain-Source			Α		
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V = 0 V, I = 50 A (Note 2)		0.95	1.2	V

Notes:

1. Calculated continuous current based on maximum allowable junction temperature. Actual maximum continuous current limited by package constraints to 75A.

2. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%

## **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## Typical Characteristics (continued)








Figure 7. Gate-Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1. Transient themal response will change depending on the circuit board design.

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT $^{\text{TM}}$  QFET $^{\text{TM}}$  FACT Quiet Series $^{\text{TM}}$  QS $^{\text{TM}}$ 

 $\begin{array}{lll} \mathsf{FAST}^{\circledast} & \mathsf{Quiet}\,\mathsf{Series^{\mathsf{TM}}} \\ \mathsf{FASTr^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}3} \\ \mathsf{GTO^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}6} \\ \mathsf{HiSeC^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}8} \\ \end{array}$ 

### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.