


# TC90A36F

## FIELD DOUBL-SCAN CONVERTER IC FOR A MULTI-STANDARD COLOR TV

TC90A36F converts YUV signals with 50Hz or 60Hz of fv (Vertical Frequency) into YUV signals with 100Hz or 120Hz of fv with a field doubling method. TC90A36F includes two channels of A/D converter, three channels of D/A converter, an interface for an external FIFO memory, a clamp circuit for Y signal input and so on. A field doubling system can be completed with TC90A36F, VCOs and a 4 Meg FIFO memory.



Weight : 1.6g (Typ.)


### FEATURES

- Scan frequency converter
  - for PAL system 15.625kHz / 50.00Hz→31.250kHz / 100.00Hz
  - for NTSC system 15.734kHz / 59.94Hz→31.468kHz / 119.88Hz
- Horizontal time compression and expansion for a wide screen TV
- Picture freeze mode
- Two channels of 8-bit A/D converter
- Three channels of 8-bit D/A converter
- I<sup>2</sup>C bus interface
- Power supply voltage : 5V


980910EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

BLOCK DIAGRAM



PIN CONNECTION



**PIN FUNCTION**  
 (100-pin FP)

| PIN No. | PIN NAME         | I/O | FUNCTION                                   |
|---------|------------------|-----|--------------------------------------------|
| 1       | AVSS             | —   | V <sub>SS</sub> (Y DAC)                    |
| 2       | VREF             | —   | VREF (Dynamic range setting)               |
| 3       | V <sub>B1</sub>  | —   | Bias 1 (Y DAC)                             |
| 4       | V <sub>B2</sub>  | —   | Bias 2 (Y DAC)                             |
| 5       | AVSS             | —   | V <sub>SS</sub>                            |
| 6       | Y <sub>OUT</sub> | —   | Y Signal Output (Y DAC)                    |
| 7       | AVDD             | —   | Power Supply Voltage (5V ± 5%) (Y DAC)     |
| 8       | DVSS1            | —   | Digital V <sub>SS</sub>                    |
| 9       | YIN0             | I   | Y Signal Input (LSB) (from Y field memory) |
| 10      | YIN1             | I   | Y Signal Input (from Y field memory)       |
| 11      | YIN2             | I   | Y Signal Input (from Y field memory)       |
| 12      | YIN3             | I   | Y Signal Input (from Y field memory)       |
| 13      | YIN4             | I   | Y Signal Input (from Y field memory)       |
| 14      | YIN5             | I   | Y Signal Input (from Y field memory)       |
| 15      | YIN6             | I   | Y Signal Input (from Y field memory)       |
| 16      | YIN7             | I   | Y Signal Input (MSB) (from Y field memory) |
| 17      | RENY             | O   | Read Enable Output                         |
| 18      | YOUT7            | O   | Y Signal Output (MSB) (to Y field memory)  |
| 19      | YOUT6            | O   | Y Signal Output (to Y field memory)        |
| 20      | YOUT5            | O   | Y Signal Output (to Y field memory)        |
| 21      | YOUT4            | O   | Y Signal Output (to Y field memory)        |
| 22      | YOUT3            | O   | Y Signal Output (to Y field memory)        |
| 23      | YOUT2            | O   | Y Signal Output (to Y field memory)        |
| 24      | YOUT1            | O   | Y Signal Output (to Y field memory)        |
| 25      | YOUT0            | O   | Y Signal Output (LSB) (to Y field memory)  |
| 26      | WENY             | O   | Write Enable Output                        |
| 27      | DVDD1            | —   | Digital Power Supply Voltage (5V ± 5%)     |
| 28      | WCKO             | O   | Clock Output                               |
| 29      | MWR              | O   | Write Reset Output                         |
| 30      | MRR              | O   | Read Reset Output                          |
| 31      | R2CKO            | O   | Clock Output                               |
| 32      | DVSS2            | —   | Digital GND                                |
| 33      | WENC             | O   | Write Enable Output                        |
| 34      | COUT0            | O   | C Signal Output (LSB)                      |
| 35      | COUT1            | O   | C Signal Output                            |
| 36      | COUT2            | O   | C Signal Output                            |
| 37      | COUT3            | O   | C Signal Output                            |


| PIN No. | PIN NAME        | I/O | FUNCTION                               |
|---------|-----------------|-----|----------------------------------------|
| 38      | COUT4           | O   | C Signal Output                        |
| 39      | COUT5           | O   | C Signal Output                        |
| 40      | COUT6           | O   | C Signal Output                        |
| 41      | COUT7           | O   | C Signal Output (MSB)                  |
| 42      | RENC            | O   | Read Enable Output                     |
| 43      | CIN7            | I   | C Signal Input (MSB)                   |
| 44      | CIN6            | I   | C Signal Input                         |
| 45      | CIN5            | I   | C Signal Input                         |
| 46      | CIN4            | I   | C Signal Input                         |
| 47      | CIN3            | I   | C Signal Input                         |
| 48      | CIN2            | I   | C Signal Input                         |
| 49      | CIN1            | I   | C Signal Input                         |
| 50      | CIN0            | I   | C Signal Input (MSB)                   |
| 51      | DVDD2           | —   | Digital Power Supply Voltage (5V ± 5%) |
| 52      | RFPC            | O   | Phase Comparison Error Output          |
| 53      | RHPOF           | O   | Horizontal APC Off Control Output      |
| 54      | RHREF           | O   | H Reference Output for AFC (1950fH)    |
| 55      | TEST2           | I   | Test Pin2                              |
| 56      | R2CK            | I   | Clock Input                            |
| 57      | DVSS3           | —   | Digital GND                            |
| 58      | RST             |     | System Reset Input                     |
| 59      | HREFO           | O   | H Reference Output for AFC             |
| 60      | TEST1           | I   | Test Pin1                              |
| 61      | W2CK            | I   | Clock Input                            |
| 62      | TEST0           | I   | Test Pin0                              |
| 63      | H <sub>IN</sub> | I   | Horizontal Synchronous Signal Input    |
| 64      | WCDW            | O   | 1/2 Divider ON/OFF Control Output      |
| 65      | SCL             | O   | I <sup>2</sup> C Bus Clock Input       |
| 66      | SDA             | I/O | I <sup>2</sup> C Bus Data I/O          |
| 67      | DVDD3           | —   | Digital Power Supply Voltage           |
| 68      | FVIN            | I   | Vertical Synchronous Input             |
| 69      | CLBM            | O   | Black Peak Mask Clamp Pulse Output     |
| 70      | RVD             | O   | Vertical Drive Output                  |
| 71      | RHD             | O   | Horizontal Drive Output                |
| 72      | HVMO            | O   | VSM Mask Signal Input                  |
| 73      | OBLK            | O   | External Blanking Output               |
| 74      | ICSW1           | O   | Latter-stage Clamp Pulse Output        |
| 75      | ICSW0           | O   | Test                                   |
| 76      | JCP             | O   | Caption Position Timing Output         |

| PIN No. | PIN NAME | I/O | FUNCTION                                                                     |
|---------|----------|-----|------------------------------------------------------------------------------|
| 77      | BCL      | O   | Clamp Pulse Output (Y / U / V)                                               |
| 78      | VCA      | O   | Clamp Output (V)                                                             |
| 79      | UCA      | O   | Clamp Output (V)                                                             |
| 80      | DVSS4    | —   | Digital V <sub>SS</sub>                                                      |
| 81      | AVSS     | —   | V <sub>SS</sub> (Y ADC)                                                      |
| 82      | BIAS     | —   | Bias (Y ADC)                                                                 |
| 83      | AVDD     | —   | Power Supply Voltage (5V ± 5%) (Y ADC)                                       |
| 84      | VREFH    | —   | VREFH (Y ADC)                                                                |
| 85      | YIN      | —   | Input                                                                        |
| 86      | VREFL    | —   | VREFL (Y ADC)                                                                |
| 87      | AVSS     | —   | V <sub>SS</sub> (C (U / V) ADC)                                              |
| 88      | BIAS     | —   | Bias (C (U / V) ADC)                                                         |
| 89      | AVDD     | —   | Power Supply Voltage (5V ± 5%) (C (U / V) ADC)                               |
| 90      | UIN      | —   | U Signal Input                                                               |
| 91      | VREFH    | —   | VREFH (C (U / V) ADC)                                                        |
| 92      | VIN      | —   | V Signal Input                                                               |
| 93      | VREFL    | —   | VREFL (C (U / V) ADC)                                                        |
| 94      | VREF     | O   | V Signal Input C (U / V) DAC Reference voltage input (Dynamic range setting) |
| 95      | VB1      | —   | Bias 1 (C (U / V) ADC)                                                       |
| 96      | VB2      | —   | Bias 2 (C (U / V) ADC)                                                       |
| 97      | AVSS     | —   | V <sub>SS</sub> (C (U / V) ADC)                                              |
| 98      | UOUT     | O   | U Signal Output                                                              |
| 99      | AVDD     | —   | Power Supply Voltage (5V ± 5%) (C (U / V) ADC)                               |
| 100     | VOUT     | O   | V Signal Output                                                              |

MAXIMUM RATINGS (Ta = 25°C)

| ITEM                 | SYMBOL                | RATING                      | UNIT |
|----------------------|-----------------------|-----------------------------|------|
| Power Supply Voltage | V <sub>DD</sub>       | - 0.3~7                     | V    |
| Input Voltage        | V <sub>IN</sub>       | - 0.3~V <sub>DD</sub> + 0.3 | V    |
| Power Dissipation    | P <sub>D</sub> (Note) | 1530                        | mW   |
| Storage Temperature  | T <sub>stg</sub>      | - 40~125                    | °C   |

(Note) When using the device at above Ta = 25°C, decrease the power dissipation by 15.3mW for each increase of 1°C, as below, when mounted on a PCB.



RECOMMENDED OPERATING CONDITIONS

| PARAMETER             | SYMBOL           | TEST CONDITION | MIN  | TYP. | MAX             | UNIT |
|-----------------------|------------------|----------------|------|------|-----------------|------|
| Power Supply Voltage  | V <sub>DD</sub>  | —              | 4.75 | 5    | 5.25            | V    |
| Input Voltage         | V <sub>IN</sub>  | —              | 0    | —    | V <sub>DD</sub> | V    |
| Operating Temperature | T <sub>opr</sub> | —              | - 20 | —    | 70              | °C   |

DC CHARACTERISTICS (unless otherwise specified, Ta = 25°C, V<sub>DD</sub> = 5.0V)

| CHARACTERISTIC                  | SYMBOL           | TEST CONDITION            | MIN                    | TYP. | MAX  | UNIT |
|---------------------------------|------------------|---------------------------|------------------------|------|------|------|
| Power Dissipation               | I <sub>DD</sub>  | V <sub>DD</sub> = 5.0V    |                        | —    |      | mA   |
| High-level Input Voltage 1 (*1) | V <sub>IH1</sub> |                           | 3.5                    | —    | —    | V    |
| High-level Input Voltage 2 (*2) | V <sub>IH2</sub> |                           | 4                      | —    | —    | V    |
| High-level Input Voltage 3 (*3) | V <sub>IH3</sub> |                           | 2.4                    | —    | —    | V    |
| Low-level Input Voltage 1 (*1)  | V <sub>IL1</sub> |                           |                        | —    | 1.5  | V    |
| Low-level Input Voltage 2 (*2)  | V <sub>IL2</sub> |                           |                        | —    | 1    | V    |
| Low-level Input Voltage 3 (*3)  | V <sub>IL3</sub> |                           |                        | —    | 0.8  | V    |
| High-level Input Current        | I <sub>IH</sub>  |                           | – 10                   | —    | 10   | μA   |
| Low-level Input Current         | I <sub>IL</sub>  |                           | – 10                   | —    | 10   | μA   |
| High-level Output Voltage (*4)  | V <sub>OH</sub>  | I <sub>OH</sub> = – 4mA   | 2.4                    | —    | —    | V    |
|                                 |                  | I <sub>OH</sub> = – 1.0μA | V <sub>DD</sub> – 0.05 | —    | —    |      |
| Low-level Output Voltage (*4)   | V <sub>OL</sub>  | I <sub>OL</sub> = + 4mA   | —                      | —    | 0.4  | V    |
|                                 |                  | I <sub>OH</sub> = 1.0μA   | —                      | —    | 0.05 |      |

(\*1) CMOS input: TEST2, RST, TEST1, TEST0, HIN

(\*2) CMOS Schmitt input : SCL, SDA

(\*3) TTL input : YIN0-7, CIN7-0, R2CK, W2CK, FVIN

(\*4) Output : RENY, YOUT7-0, WENY, WCKO, MWR, MRR, WENC, COUT0-7, RENC, RFPC, RHPOF, RHREF, HREFOWCDW, CLBM, RVD, RHD, HVMO, OBLK, ICSW1, ICSW0, JCP, BCL, VCA, UCA, YCA

AC CHARACTERISTICS (unless otherwise specified, Ta = 25°C, V<sub>DD</sub> = 5.0V)

| CHARACTERISTIC   | SYMBOL | TEST CIR-CUIT | MIN | TYP. | MAX | UNIT | NOTE                                |
|------------------|--------|---------------|-----|------|-----|------|-------------------------------------|
| Input Setup Time | Ts1    | —             | 0   | —    | —   | ns   | RENY, RENC for R2CKO rising-up edge |
|                  | Ts2    | —             | 0   | —    | —   |      | MRR for R2CKO rising-up edge        |
|                  | Ts3    | —             | 25  | —    | —   |      | WENY, WENC for WCKO rising-up edge  |
|                  | Ts4    | —             | 25  | —    | —   |      | MWR for WCKO rising-up edge         |
|                  | Ts5    | —             | 12  | —    | —   |      | YOUT, COUT for WCKI rising-up edge  |
|                  | Ts6    | —             | 5   | —    | —   |      | YIN, CIN for R2CKO rising-up edge   |
| Input Hold Time  | Th1    | —             | 5   | —    | —   | ns   | RENY, RENC for R2CKO rising-up edge |
|                  | Th2    | —             | 10  | —    | —   |      | MRR for R2CKO rising-up edge        |
|                  | Th3    | —             | 20  | —    | —   |      | WENY, WENC for WCKO rising-up edge  |
|                  | Th4    | —             | 20  | —    | —   |      | MWR for WCKO rising-up edge         |
|                  | Th5    | —             | 30  | —    | —   |      | YOUT, COUT for WCKI rising-up       |
|                  | Th6    | —             | 6   | —    | —   |      | YIN, CIN R2CKO rising-up            |

FUNCTIONS

TC90A36F converts 50-Hz PAL YUV signals to 100Hz; 60-Hz NTSC YUV signals to 120Hz.




Figure Output signal image

The relation between input and output signals is as follows :

|      | INPUT SIGNAL         | OUTPUT SIGNAL        |
|------|----------------------|----------------------|
| PAL  | 15.625kHz / 50.00Hz  | 31.250kHz / 100.0Hz  |
| NTSC | 15.734kHz / 59.94kHz | 31.648kHz / 119.88Hz |

The number of output lines is as shown below :


|                     |                                                                                                                                                                                                                                               |                                             |
|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------|
| Standard signal     | PAL                                                                                                                                                                                                                                           | Repetition of 312H – 312.5H – 313H – 312.5H |
|                     | NTSC                                                                                                                                                                                                                                          | Repetition of 262H – 262.5H – 263H – 262.5H |
| Non-standard signal | Repetition of [frame cycle × 1 / 2 (below 1H truncated)] – [field cycle × 2 frame cycles × 1 / 2 (below 1H truncated)]<br>Example : Repetition of 262H<br>262H – 262H – 262H – 262H<br>Repetition of 262H – 263H<br>262H – 262H – 262H – 264H |                                             |

(\*) TC90A36F does not support a function for doubling the number of lines in a field.

### GENERATION OF DOUBLE-SCAN CLOCK

For double-scan conversion, the clock used to read data needs double the frequency of the clock used to write data in memory.

TC90A36F controls for write input HD signal and phase compare AFC. For read, to avoid skew in the upper screen, TC90A36F controls the frequency compare AFC. Thus, a separate PLL VCO is required for read and write.



#### [External IC]


VCO IC for clock PLL×1 for read and ×1 for write

TLC29321 by Texas Instruments

#### Field memory

MSM518221×2 by Oki

Combining an IC for noise reduction adds an NR function in addition to field double-scanning.



## HOW TO SET FIELD DOUBLE-SCAN CONVERSION

TC90A36F performs field double-scan conversion by reading data written to field memory using a clock. Set the read clock to a frequency double that of the write clock.

## HOW TO SET FREQUENCY OF READ / WRITE CLOCKS

[Sub-address 00HEX, WHCNT (write AFC horizontal divider ratio)]

Use the above register to set the clock used to write data to memory.

The write clock frequency  $F_{wck}$  is determined as follows :

$$F_{wck} = (WHCNT + 1) \times 2 \times f_h$$

For example, setting WHCNT = 1FF HEX,

$$WHCNT + 1 = 1FF \text{ HEX} + 1 \text{ HEX} = 512$$

$$F_{wck} = 512 \times 2 \times f_h = 1024f_h = 16\text{MHz (PAL)}.$$

If the picture is not compressed, set to the same frequency as that in RHACNT (read horizontal AFC divider ratio), sub-address 07 HEX.

If the picture is compressed (wide-screen display with 4:3 aspect ratio), depending on the compression ratio, set a value which is smaller than the uncompressed value.

[Sub-address 07 HEX, RHACNT (read horizontal counter divider ratio)]

In normal Double Scan mode, set to the same as that in RHACNT.

[Sub-address 07 HEX, RHACNT (read horizontal AFC divider ratio)]

Use the above register to set the clock frequency used to read data from memory.

In Double Scan mode, set to the same as that in WHCNT.

The read clock frequency  $F_{rck}$  is determined as follows :

$$F_{rck} = (RHACNT + 1) \times 4 \times f_h$$

For example, setting RHACNT = 1FF HEX,

$$1FF \text{ HEX} + 1 \text{ HEX} = 200 \text{ HEX} = 512$$

$$F_{rck} = 256 \times 4 \times 16.852\text{kHz} = 32\text{MHz (PAL)}.$$

## INPUT / OUTPUT INTERFACE

TC90A36F incorporates a two-channel 8-bit AD converter for Y and C (U/V) signals and a three-channel 8-bit DA converter for YUV signal output.

### (1) Input interface

Input data are the YUV signal and HD and VD pulses for timing. The input dynamic range of the AD converter is from 1.5 to 3.5V. The sampling rate is 1024fh.

The Y signal is clamped in the built-in clamp circuit. The clamp level is 32 LSB. The UV signal is clamped externally using the level error output (UCA, VCA) and timing signal (BCL). The clamp level in the IC is 128 LSB.

Input the horizontal timing signal HD (pin 63 : H<sub>IN</sub>) with positive polarity.

For the vertical signal VD (pin 68 : FVIN), set the polarity in the I<sup>2</sup>C bus register (VINP, sub-address : 00HEX).

### (2) Output interface

The DA converter for the YUV signal operates at 2048fh clock for PAL. Set the output dynamic range for the Y signal using pin 2; for the UV signal, using pin 94. Obtain 4V using resistance division (for example : 15k $\Omega$  to 3.8k $\Omega$ ) between power supplies and input (voltage cannot be less than 3.8V).

Set the Y blanking level using register YBLL (sub-address : 22 HEX). (Normally, same as the input clamp level, 32 LSB.)

Set the C blanking level using register CBLL (sub-address : 23 HEX). (Normally, same as the input clamp level, 128 LSB.)

Control picture mute using register MUTE (sub-address : 23 HEX). At mute, fixed to the blanking level.

The IC features a function for adding a side panel. The side panel level can be varied using the Y signal only (YSPL at sub-address : 22 HEX). Set the timing by setting to the first part of H blanking using register HSPS (sub-address : 15 HEX); reset the timing by setting to the latter part of H blanking using register HSPR (sub-address : 16 HEX). If a side panel is not added to the output picture, set the output level to the same as the Y blanking level and set the timing to other than the picture period.

### (3) Timing signals

The IC outputs timing signals necessary for field double-scanning.

RVD (pin 70) Vertical drive timing signal output. Set the polarity in RVDP (sub-address : 17 HEX).

RHD (pin 71) Horizontal drive timing signal output. Set the polarity in PRHD and the pulse width in RHDW (sub-address : 9 HEX).

HVMO (pin 72) Mask signal output for speed modulation off. Set the horizontal timing in HVMOS (sub-address : 13 HEX) and HVMOR (sub-address : 14 HEX).

OBLK (pin 73) Blanking signal output. Set the horizontal timing in OHBLS (sub-address : F HEX) and OHBLR (sub-address : 10 HEX). Set the vertical timing in OVBLS (sub-address : 1C HEX) and OVBLR (sub-address : 1D HEX).

ICSW1 (pin 74) Clamp pulse output at latter stage. Set the pulse width in ALCW and the phase in ACLP (sub-address : CHEX).

CLBM (pin 69) Black peak mask signal output. Set the horizontal timing in HBMS (sub-address : 11 HEX) and HBMR (sub-address : 12 HEX). Set the vertical timing in VBMS (sub-address : 1E HEX) and VBMR (sub-address : 1F HEX).

JCP (pin 76) General-purpose port for vertical timing signal. Set timing in JCPS (sub-address : 20 HEX) and JCPR (sub-address : 21 HEX).

### I<sup>2</sup>C BUS FUNCTIONS

As the interface for controlling operation, TC90A36F uses the I<sup>2</sup>C bus standard defined by Philips. The I<sup>2</sup>C bus specifications are used for performing data transmission between ICs using a common serial bus in a system consisting of multiple ICs. TC90A36F is designed to operate on the I<sup>2</sup>C bus.

#### 1. Outline

The I<sup>2</sup>C bus consists of two lines : SCL and SDA.

Data are transferred on the SDA line in units of 8bits in sync with the clock for the SCL line.

Transfer start and end are controlled by changing SDA when the SCL line is at high level.

Acknowledge in units of bytes is defined so that when 8-bit data are transferred, 1-bit acknowledge is transferred.

Although the I<sup>2</sup>C bus assumes multiple masters, TC90A36F only supports a slave function. Therefore, data are transferred between master and slave (in this case, TC90A36F) all at one time. Transfer start, end, slave selection, and operating mode are all controlled by the then master. Thus, the SCL line is always controlled by the master and the slave (TC90A36F) only inputs. The SDA line is bidirectional. Input and output are switched according to the register address of the slave (TC90A36F). The SDA line is driven by the master or TC90A36F with open drain. The line is pulled up by a pull-up resistor.

The master must control transfer (eg, SDA line input/output switching) depending on the operating mode (read/write) of the slave address (TC90A36F).

## 2. Address

With the I<sup>2</sup>C bus, two 8-bit addresses are allocated to the slaves.

As the I<sup>2</sup>C bus register table shows, with TC90A36F, 14 HEX is allocated as the write address; 15 HEX as the read address. In addition, an 8-bit sub-address is set. Data are transmitted by specifying these addresses and sub-address.

## 3. Data block

As the I<sup>2</sup>C bus data, any number of bytes of data can be transferred in units of 8bits. However, with TC90A36F, as the I<sup>2</sup>C bus register table shows, only 8bits of data are transferred to both 14 and 15 HEX all at one time.

All TC90A36F registers are static, they hold their values until overwritten. After power on, the slave registers are undefined. Initialize the registers by inputting low level to RST (pin 28).

## 4. Transfer sequence

### 4.1 Transfer start and end

Data are transferred in sync with the SCL line. At standby, set both the SCL and SDA lines to high impedance. Because both SCL and SDA lines are pulled up, they are at high level. Data transfer starts if the SDA line falls while the SCL line is at high level. Data transfer ends if the SDA line rises while the SCL line is at high level. During data transfer, such sequences do not occur (see sequences 1 and 2).

### 4.2 SCL line and SDA line timing

The SDA line data must be valid between the rise and fall of the SCL line. The sure way to send data is for the sender to output data to the SDA line after checking that the SCL line has fallen. Due to this restriction, a start or end sequence does not occur during data transfer.

### 4.3 Acknowledge

When 8-bit data are correctly received in the write register, TC90A36F sets the SDA line to low level. Detecting this, the master knows that the data are correctly received. If acknowledge remains at high level, data are not correctly received; thus, the master must resend the data.

### 4.4 Data transmit order

The SDA line has a positive polarity. Data are transferred from the MSB to the LSB of the address.

### 4.5 Data transmit/receive switch timing

After transferring the 8-bit address, to receive acknowledge, the master sets the SDA line to high impedance after the SCL line falls. TC90A36F outputs acknowledge to the SDA line in sync with the fall of the SCL line. The SDA line reverts to high impedance after the SCL line falls following output of acknowledge.

## EXAMPLE OF I<sup>2</sup>C BUS CONTROL

After power on, first, the master sets the SCL and SDA lines to high impedance.

Then, the master inputs low level to RST (pin 28) of TC90A36F and initializes the device. Low level can be input to RST by external R and C, or a pulse can be input from a microcontroller.

At this point, TC90A36F can be externally controlled. The write register at address 14 HEX is initialized to 00 HEX.

If any slave register initial settings are to be changed, send the initial data.

Transfer is explained in more detail below using an example where data 01 HEX are sent to address 14 HEX and sub-address 22 HEX.

The master outputs high level to the SCL and SDA lines. Then, as the transfer start condition, the master sets the SDA line to low level then the SCL line to low level.

Next, the master transfers an address. Transfer starts from the MSB. As the data string for address 14 HEX, the master sends 00010100 (transfer sequentially from the MSB). To transfer the first bit, the master sets the SDA line to low level, the SCL line to high level then low level. Then, the master sets the SDA line to low level, low level, low level, low level, high level, low level, low level. After each setting, the master sets the SCL line to low level, high level, low level. When the master transfers the 8bits of the address, the master sets the SCL line to high level to check that the acknowledge is low level. After checking, the master sets the SCL line to low level and moves on to transfer the sub-address.

Sub-address transfer starts from the MSB. As the data string for sub-address 22 HEX, the master sends 00100010 (transfer sequentially from the MSB). To transfer the first bit, the master sets the SDA line to low level, the SCL line to high level then low level. Then, the master sets the SDA line to low level, low level, high level, low level, low level, low level, high level, low level. After each setting, the master sets the SCL line to low level, high level, low level. When the master transfers the 8bits of the address, the master sets the SCL line to high level to check that the acknowledge is low level. After checking, the master sets the SCL line to low level and moves on to transfer the data.

The data string of (S) data 01 HEX is 00000001. The master sets the SDA line to low level, low level, low level, low level, low level, low level, high level. After each setting, the master sets the SCL line to low level, high level, low level.

After transferring the 8bits of data, the master sets the SCL line to high level to check that the acknowledge is low level. After checking, the master sets the SCL line to low level. To complete the sequence, the master sets the SDA line to low level, the SCL line to high level, then the SDA line to high level to end the transfer. After that, the master sets both the SCL and SDA lines to high impedance. This is the end of the transfer.

To transfer data to another register, use the same procedure with a different sub-address and data string.

| Sub Address | 15   | 14   | 13   | 12   | 11   | 10     | 9     | 8     | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|------|------|------|------|------|--------|-------|-------|---|---|---|---|---|---|---|---|
| 0           | NIQM | YCAP | YCAP | CCAP | VINP | VINFOF | VLISO | WHCNT |   |   |   |   |   |   |   |   |

|        |                                                                                                                                                                                                                                                    |                                                                                    |
|--------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|
| NIQM   | CMPX polarity                                                                                                                                                                                                                                      | Swaps IMX and QMX.                                                                 |
| NCCA   | CCLP UV invert polarity                                                                                                                                                                                                                            | Swaps ICA and QCA for color clamp.                                                 |
|        | If ICA and QCA are inverted, color clamp does not apply; thus, inverts NCCA. When clamp is applied but I and Q (or U and Y) are inverted, invert both NIQM and NCCA.                                                                               |                                                                                    |
| YCAP   | Y clamp output polarity                                                                                                                                                                                                                            |                                                                                    |
| CCAP   | C clamp output polarity                                                                                                                                                                                                                            |                                                                                    |
|        | Used when clamp control is inverted. So, even if the signal for clamp control has negative polarity, clamp can be applied. The Y clamp level is A/D output fixed level (01000000); therefore, the A/D output Y signal must have positive polarity. |                                                                                    |
| VINP   | V input signal phase                                                                                                                                                                                                                               | When positive-polarity edge is used : 1<br>When negative-polarity edge is used : 0 |
| VINFOF | V input signal phase                                                                                                                                                                                                                               | On : 1, Off : 0 (Normally on)                                                      |
| VLISO  | V latch 1-clock jitter protection circuit V phase                                                                                                                                                                                                  | On : 1, Off : 0 (Normally on)                                                      |
| WHCNT  | Write AFC horizontal divider value                                                                                                                                                                                                                 |                                                                                    |
|        | Determines the clock frequency for writing to memory, fwck.<br>fwck = (WHCNT + 1) × 2 × fh                                                                                                                                                         |                                                                                    |
|        | Without compression, match with RHACNT; with compression, reduce the value by the compression ratio.                                                                                                                                               |                                                                                    |

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8     | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|----|---|-------|---|---|---|---|---|---|---|---|
| 1           | 0  |    |    |    |    |    |   | WHENP |   |   |   |   |   |   |   |   |

WHENNP Write horizontal enable phase Sets the write horizontal start position.

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10 | 9     | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|----|-------|---|---|---|---|---|---|---|---|---|
| 2           |    |    |    |    |    |    | WHENW |   |   |   |   |   |   |   |   |   |

WHENW Write horizontal enable width Sets the number of write horizontal pixels.  
Set so that WHENW = RHENW × 2 + 1

| Sub Address | 15   | 14 | 13 | 12 | 11 | 10 | 9    | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|------|----|----|----|----|----|------|---|---|---|---|---|---|---|---|---|
| 3           | BCLW |    |    |    |    |    | BCLP |   |   |   |   |   |   |   |   |   |

BCLW ADC clamp pulse width  
BCLP ADC clamp pulse phase

| Sub Address | 15 | 14 | 13    | 12 | 11 | 10 | 9    | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|-------|----|----|----|------|---|---|---|---|---|---|---|---|---|
| 4           |    |    | STILL | 1  |    |    | WVPS |   |   |   |   |   |   |   |   |   |

STILL      Still      1 : Still screen (halts write to memory)

WVPS      Write-read vertical phase reference  
Using the write vertical counter as a reference, controls the reset signal phase when double-speed V is generated.

| Sub Address | 15   | 14 | 13 | 12 | 11 | 10    | 9     | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|------|----|----|----|----|-------|-------|---|---|---|---|---|---|---|---|---|
| 5           | WYDL |    |    |    |    | CLVMS | WVENP |   |   |   |   |   |   |   |   |   |

WYDL      Write Y phase correction      Adjusts the write Y/C delay.  
Used together with WCDL for adjusting the write Y/C delay.

CLVMS      Clamp V mask      1 : Masks during BCL write V.

WVENP      Write vertical enable phase      Phase during write V.

| Sub Address | 15   | 14 | 13 | 12 | 11   | 10   | 9     | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|------|----|----|----|------|------|-------|---|---|---|---|---|---|---|---|---|
| 6           | WCDL |    |    |    | PWCN | PMWR | WVENW |   |   |   |   |   |   |   |   |   |

WCDL      Write C phase correction      Adjusts the write Y/C delay.

PWCN      Write enable polarity      0 : Positive polarity, 1 : negative polarity

PMWR      Write reset polarity      0 : Positive polarity, 1 : negative polarity

WVENW      Write vertical enable width      Width during write V

| Sub Address | 15    | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7      | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-------|----|----|----|----|----|---|---|--------|---|---|---|---|---|---|---|
| 7           | RHCNT |    |    |    |    |    |   |   | RHACNT |   |   |   |   |   |   |   |

RHCNT      RHCNT Read horizontal AFC divider width  
Read horizontal counter divider ratio.  
For field double scan, set to the same value as that of RHACNT at sub address 07HEX.

RHCNT      Read horizontal counter divider value  
Determines the read clock frequency frck.  
$$\text{frck} = (\text{RHACNT} + 1) \times 4 \times \text{fh}$$

| Sub Address | 15 | 14     | 13 | 12    | 11 | 10 | 9 | 8    | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|--------|----|-------|----|----|---|------|---|---|---|---|---|---|---|---|
| 8           |    | RHACNT |    | RHCNT |    |    |   | RHIR |   |   |   |   |   |   |   |   |

RHIR      VD interlace phase  
Sets the interlace position in the VD even field.  
The typical value is RHACNT / 2.

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10     | 9      | 8    | 7    | 6    | 5    | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|--------|--------|------|------|------|------|---|---|---|---|---|
| 9           |    |    |    |    |    | RHFRON | RHVRON | MDHD | MDHR | PRHD | RHDW |   |   |   |   |   |

RHFRON Horizontal frame phase matching switch 0 : fix  
 RHVRON Horizontal field phase matching switch 0 : fix  
 MDHD Read horizontal counter reset switch 1 : fix  
 MDHR Read horizontal counter pull-in switch 1 : fix  
 PRHD RHD polarity 0 : Positive polarity, 1 : negative polarity  
 RHDW RHD width

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8     | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|----|---|-------|---|---|---|---|---|---|---|---|
| A           |    |    |    |    |    |    |   | RHENP |   |   |   |   |   |   |   |   |

RHENP Read horizontal enable phase Sets the read horizontal start position.

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8     | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|----|---|-------|---|---|---|---|---|---|---|---|
| B           |    |    |    |    |    |    |   | RHENW |   |   |   |   |   |   |   |   |

RHENW Read horizontal enable width Sets the number of read horizontal pixels.

| Sub Address | 15   | 14 | 13 | 12 | 11 | 10 | 9 | 8    | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|------|----|----|----|----|----|---|------|---|---|---|---|---|---|---|---|
| C           | ALCW |    |    |    |    |    |   | ACLP |   |   |   |   |   |   |   |   |

ALCW Output clamp width  
 ACLP Output clamp phase

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8     | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|----|---|-------|---|---|---|---|---|---|---|---|
| D           |    |    |    |    |    |    |   | IHBLS |   |   |   |   |   |   |   |   |

IHBLS Internal horizontal blanking setting

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8     | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|----|---|-------|---|---|---|---|---|---|---|---|
| E           |    |    |    |    |    |    |   | IHBLR |   |   |   |   |   |   |   |   |

IHBLR Internal horizontal blanking resetting

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8     | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|----|---|-------|---|---|---|---|---|---|---|---|
| F           |    |    |    |    |    |    |   | OHBLS |   |   |   |   |   |   |   |   |

OHBLS Output horizontal blanking setting

**OHBLR**     Output horizontal blanking resetting

HBMS      Horizontal black peak mask setting

HBMR      Horizontal black peak mask resetting

|       |                            |               |         |
|-------|----------------------------|---------------|---------|
| IVBOF | IVBLK OFF                  | 0 : Normal    | 0 : Off |
| OVBOF | OVBLK OFF                  | 0 : Normal    | 0 : Off |
| VBMOF | VMASK OFF                  | 0 : Normal    | 0 : Off |
| RVEOF | R-VEN OFF                  | 0 : Normal    | 0 : Off |
| HVMOS | Horizontal VSM OFF setting | (1024fH Unit) |         |

|       |                                              |                       |                       |
|-------|----------------------------------------------|-----------------------|-----------------------|
| IHBOF | Internal horizontal blanking off             | 0 : Normal            | 1 : Off               |
| OHBOF | Output horizontal blanking off               | 0 : Normal            | 1 : Off               |
| HBMOF | Horizontal black peak mask off               | 0 : Normal            | 1 : Off               |
| RHEOF | Read horizontal enable off                   | 0 : Normal            | 1 : Off               |
| ACLS  | Clamp/black peak mask separate output switch | fix 1                 |                       |
| PREN  | Read enable polarity                         | 0 : Positive polarity | 1 : Negative polarity |
| HVMOR | Horizontal VSM OFF resetting                 | (1024fH Unit)         |                       |

|      |                                     |
|------|-------------------------------------|
| RYDL | Read Y phase correction             |
| HSPS | Horizontal side panel phase setting |

|      |                                       |
|------|---------------------------------------|
| RCDL | Read C phase correction               |
| HSPR | Horizontal side panel phase resetting |

| Sub Address | 15 | 14 | 13 | 12   | 11   | 10   | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|------|------|------|---|---|---|---|---|---|---|---|---|---|
| 17          |    |    |    | VWHM | PRVD | PMRR |   |   |   |   |   |   |   |   |   |   |

VWHM Double scan V mode

PRVD RVD polarity

PMRR MRR polarity

RVDP RVD phase

0 : Positive polarity 1 : Negative polarity

0 : Positive polarity 1 : Negative polarity

Vertical Drive output phase setting  
(1H (32 $\mu$ s) unit)

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 18          |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

RVENP Read vertical enable phase (1H (32 $\mu$ s) unit)

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 19          |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

RVENW Read vertical enable width (1H (32 $\mu$ s) unit)

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 1A          |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

IVBLS Internal vertical blanking setting

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 1B          |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

IVBLR Internal vertical blanking resetting

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 1C          |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

OVBLS Output vertical blanking setting (1H (32 $\mu$ s) unit)

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 1D          |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

OVBLR Output vertical blanking resetting (1H (32 $\mu$ s) unit)

| Sub Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 1E          |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

VBMS Vertical black peak mask setting (1H (32 $\mu$ s) unit)

VBMR      Vertical black peak mask resetting (1H (32 $\mu$ s) unit)

JCPS      Vertical timing signal setting (1H (32 $\mu$ s) unit)

J CPR      Vertical timing signal setting (1H (32 $\mu$ s) unit)

|      |                                      |
|------|--------------------------------------|
| YSPL | Y side panel resetting (1024fH unit) |
| YBLL | Y blanking level                     |

|       |                            |              |                  |
|-------|----------------------------|--------------|------------------|
| MUTE  | Mute control               | 0 : Normal   | 1 : Picture Mute |
| RHPOF | Read PLL phase compare off |              |                  |
| ICSW1 |                            |              |                  |
| ICSW0 |                            |              |                  |
| YDLO  | Y 1-clock delay correction | 0 : Normal   | 1 : 1024fH delay |
| CBLL  | C blanking level           | normally 128 |                  |

EXAMPLE OF I<sup>2</sup>C BUS SETTINGS

(Note) This is an example of I<sup>2</sup>C bus settings. For real-world applications, the setting values must be adjusted.


| SUB | 15                                             | 14                      | 13               | 12                       | 11                       | 10                        | 9                                                 | 8                                               | 7                                                   | 6                                   | 5                        | 4                     | 3 | 2 | 1 | 0    | SET<br>VALUE<br>[HEX] |
|-----|------------------------------------------------|-------------------------|------------------|--------------------------|--------------------------|---------------------------|---------------------------------------------------|-------------------------------------------------|-----------------------------------------------------|-------------------------------------|--------------------------|-----------------------|---|---|---|------|-----------------------|
| 0   | CMPX                                           | CCLP<br>UV<br>inversion | YCLP<br>Polarity | CCLP<br>Polarity         | FVIN<br>Polarity         | VFIL<br>OFF               | V phase<br>OFF                                    | Write AFC horizontal divider value<br><br>WHCNT |                                                     |                                     |                          |                       |   |   |   |      | F1FF                  |
|     | NIQM                                           | NCCA                    | YCAP             | CCAP                     | VINP                     | VIFO                      | VLFO                                              | 8                                               | 7                                                   | 6                                   | 5                        | 4                     | 3 | 2 | 1 | 0    |                       |
|     | 1                                              | 1                       | 1                | 1                        | 0                        | 0                         | 0                                                 | 1                                               | 1                                                   | 1                                   | 1                        | 1                     | 1 | 1 | 1 | 1    |                       |
| 1   | TEST                                           |                         |                  |                          |                          |                           | Write horizontal enable phase<br><br>WHENP        |                                                 |                                                     |                                     |                          |                       |   |   |   |      | 0066                  |
|     | TSWH1                                          |                         |                  |                          |                          |                           | 9                                                 | 8                                               | 7                                                   | 6                                   | 5                        | 4                     | 3 | 2 | 1 | 0    |                       |
|     | 0                                              | 0                       | 0                | 0                        | 0                        | 0                         | 0                                                 | 0                                               | 0                                                   | 1                                   | 1                        | 0                     | 0 | 1 | 1 | 0    |                       |
| 2   |                                                |                         |                  |                          |                          |                           | Write horizontal enable width<br><br>WHENW        |                                                 |                                                     |                                     |                          |                       |   |   |   |      | 0301                  |
|     |                                                |                         |                  |                          |                          |                           | 9                                                 | 8                                               | 7                                                   | 6                                   | 5                        | 4                     | 3 | 2 | 1 | 0    |                       |
|     | 0                                              | 0                       | 0                | 0                        | 0                        | 0                         | 1                                                 | 1                                               | 0                                                   | 0                                   | 0                        | 0                     | 0 | 0 | 0 | 1    |                       |
| 3   | ADC clamp pulse width<br><br>BCLW              |                         |                  |                          |                          |                           | ADC clamp pulse phase<br><br>BCLP                 |                                                 |                                                     |                                     |                          |                       |   |   |   |      | 4C24                  |
|     | 5                                              | 4                       | 3                | 2                        | 1                        | 0                         | 9                                                 | 8                                               | 7                                                   | 6                                   | 5                        | 4                     | 3 | 2 | 1 | 0    |                       |
|     | 0                                              | 1                       | 0                | 0                        | 1                        | 1                         | 0                                                 | 0                                               | 0                                                   | 0                                   | 1                        | 0                     | 0 | 1 | 0 | 0    |                       |
| 4   |                                                |                         | Still<br>STILL   | O/E<br>inversion<br>WOEN |                          |                           | Write / read vertical reference phase<br><br>WVPS |                                                 |                                                     |                                     |                          |                       |   |   |   |      | 1070                  |
|     |                                                |                         | 0                | 1                        | 0                        | 0                         | 0                                                 | 0                                               | 0                                                   | 1                                   | 1                        | 1                     | 0 | 0 | 0 | 0    |                       |
| 5   | Write Y phase correction<br><br>WYDL           |                         |                  |                          |                          |                           | CLP<br>VMASK<br>CLVMS                             | Write vertical enable phase<br><br>WVENP        |                                                     |                                     |                          |                       |   |   |   |      | 9414                  |
|     | 3                                              | 2                       | 1                | 0                        |                          |                           | 9                                                 | 8                                               | 7                                                   | 6                                   | 5                        | 4                     | 3 | 2 | 1 | 0    |                       |
|     | 1                                              | 0                       | 0                | 1                        | 0                        | 0                         | 0                                                 | 0                                               | 0                                                   | 0                                   | 0                        | 1                     | 0 | 1 | 0 | 0    |                       |
| 6   | Write C phase correction<br><br>WCDL           |                         |                  |                          | W-EN<br>Polarity<br>PWEN | W-RST<br>Polarity<br>PMWR | Write vertical enable width<br><br>WVENW          |                                                 |                                                     |                                     |                          |                       |   |   |   | B125 |                       |
|     | 3                                              | 2                       | 1                | 0                        |                          |                           | 9                                                 | 8                                               | 7                                                   | 6                                   | 5                        | 4                     | 3 | 2 | 1 |      | 0                     |
|     | 1                                              | 0                       | 1                | 1                        | 0                        | 0                         | 0                                                 | 1                                               | 0                                                   | 0                                   | 1                        | 0                     | 0 | 1 | 0 | 1    |                       |
| 7   | Read horizontal AFC divider value<br><br>RHCNT |                         |                  |                          |                          |                           |                                                   |                                                 | Read horizontal counter divider value<br><br>RHACNT |                                     |                          |                       |   |   |   |      | FFFF                  |
|     | 7                                              | 6                       | 5                | 4                        | 3                        | 2                         | 1                                                 | 0                                               | 7                                                   | 6                                   | 5                        | 4                     | 3 | 2 | 1 | 0    |                       |
|     | 1                                              | 1                       | 1                | 1                        | 1                        | 1                         | 1                                                 | 1                                               | 1                                                   | 1                                   | 1                        | 1                     | 1 | 1 | 1 | 1    |                       |
| 8   |                                                | RHACNT                  |                  | RHCNT                    |                          |                           |                                                   | VD interlace phase<br><br>RHIR                  |                                                     |                                     |                          |                       |   |   |   |      | 50FA                  |
|     |                                                | 8                       |                  | 8                        |                          |                           |                                                   | 8                                               | 7                                                   | 6                                   | 5                        | 4                     | 3 | 2 | 1 | 0    |                       |
|     | 0                                              | 1                       | 0                | 1                        | 0                        | 0                         | 0                                                 | 0                                               | 1                                                   | 1                                   | 1                        | 1                     | 1 | 0 | 1 | 0    |                       |
| 9   |                                                |                         |                  |                          |                          |                           | H frame<br>phase<br>switch<br>RHFRON              | H field<br>phase<br>switch<br>RHVRON            | R-HOUT<br>RSTSW<br>MDHD                             | R-HOUT<br>Pull-in<br>switch<br>MDHR | R-HD<br>Polarity<br>PRHD | RHD width<br><br>RHDW |   |   |   |      | 01A0                  |
|     | 0                                              | 0                       | 0                | 0                        | 0                        | 0                         | 0                                                 | 0                                               | 1                                                   | 1                                   | 0                        | 1                     | 0 | 0 | 0 | 0    |                       |

| SUB | 15                         | 14 | 13 | 12 | 11 | 10 | 9 | 8                                            | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | SET<br>VALUE<br>[HEX] |
|-----|----------------------------|----|----|----|----|----|---|----------------------------------------------|---|---|---|---|---|---|---|---|-----------------------|
| A   |                            |    |    |    |    |    |   | Read horizontal enable phase<br>RHENP        |   |   |   |   |   |   |   |   | 0056                  |
|     | 0                          | 0  | 0  | 0  | 0  | 0  | 0 | 8                                            | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
| B   |                            |    |    |    |    |    |   | Read horizontal enable width<br>RHENW        |   |   |   |   |   |   |   |   | 0180                  |
|     | 0                          | 0  | 0  | 0  | 0  | 0  | 0 | 8                                            | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
| C   | Output clamp width<br>ACLW |    |    |    |    |    |   | Output clamp phase<br>ACLP                   |   |   |   |   |   |   |   |   | 4010                  |
|     | 5                          | 4  | 3  | 2  | 1  | 0  |   | 8                                            | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
| D   |                            |    |    |    |    |    |   | Internal horizontal blanking set<br>IHBL S   |   |   |   |   |   |   |   |   | 01D8                  |
|     | 0                          | 0  | 0  | 0  | 0  | 0  | 0 | 8                                            | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
| E   |                            |    |    |    |    |    |   | Internal horizontal blanking reset<br>IHBL R |   |   |   |   |   |   |   |   | 0056                  |
|     | 0                          | 0  | 0  | 0  | 0  | 0  | 0 | 8                                            | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
| F   |                            |    |    |    |    |    |   | Output horizontal blanking set<br>CHBL S     |   |   |   |   |   |   |   |   | 0056                  |
|     | 0                          | 0  | 0  | 0  | 0  | 0  | 0 | 8                                            | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
| 10  |                            |    |    |    |    |    |   | Output horizontal blanking reset<br>CHBL R   |   |   |   |   |   |   |   |   | 0030                  |
|     | 0                          | 0  | 0  | 0  | 0  | 0  | 0 | 8                                            | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
| 11  |                            |    |    |    |    |    |   | Horizontal black peak mask set<br>HBMS       |   |   |   |   |   |   |   |   | 01D0                  |
|     | 0                          | 0  | 0  | 0  | 0  | 0  | 0 | 8                                            | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
| 12  |                            |    |    |    |    |    |   | Horizontal black peak mask reset<br>HBMR     |   |   |   |   |   |   |   |   | 0060                  |
|     | 0                          | 0  | 0  | 0  | 0  | 0  | 0 | 8                                            | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |


| SUB | 15                   | 14           | 13            | 12           | 11            | 10                | 9               | 8                                              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | SET<br>VALUE<br>[HEX] |
|-----|----------------------|--------------|---------------|--------------|---------------|-------------------|-----------------|------------------------------------------------|---|---|---|---|---|---|---|---|-----------------------|
| 13  | IVBLK<br>OFF         | OVBLK<br>OFF | VBMASK<br>OFF | R-VEN<br>OFF |               |                   |                 | Horizontal speed modulation off set<br>HVMOS   |   |   |   |   |   |   |   |   | 0180                  |
|     | IVBOF                | OVBOF        | VBMOF         | RVEOF        | 0             | 0                 | 0               | 8                                              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
|     | 0                    | 0            | 0             | 0            | 0             | 0                 | 0               | 1                                              | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |                       |
| 14  | IHBLK<br>OFF         | CHBLK<br>OFF | HBMASK<br>OFF | R-HEN<br>OFF | CLPBM<br>SEPA | R-HEN<br>Polarity |                 | Horizontal speed modulation off reset<br>HVMOR |   |   |   |   |   |   |   |   | 0808                  |
|     | IHBOF                | OHBOF        | HBMOF         | RHEOF        | ACLS          | PREN              |                 | 8                                              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
|     | 0                    | 0            | 0             | 0            | 1             | 0                 | 0               | 0                                              | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |                       |
| 15  | Read Y phase<br>RYDL |              |               |              |               |                   |                 | Horizontal side panel set<br>HSPS              |   |   |   |   |   |   |   |   | 01FF                  |
|     | 3                    | 2            | 1             | 0            |               |                   |                 | 8                                              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
|     | 0                    | 0            | 0             | 0            | 0             | 0                 | 0               | 1                                              | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |                       |
| 16  | Read C phase<br>RCDL |              |               |              |               |                   |                 | Horizontal side panel reset<br>HSPR            |   |   |   |   |   |   |   |   | 0066                  |
|     | 3                    | 2            | 1             | 0            |               |                   |                 | 8                                              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
|     | 0                    | 0            | 0             | 0            | 0             | 0                 | 0               | 0                                              | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |                       |
| 17  |                      |              |               |              | RVD<br>Mode   | RVD<br>Polarity   | MRR<br>Polarity | RVD phase<br>RVDP                              |   |   |   |   |   |   |   |   | 004B                  |
|     |                      |              |               |              | VWHM          | PRVD              | PMRR            | 8                                              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
|     | 0                    | 0            | 0             | 0            | 0             | 0                 | 0               | 0                                              | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |                       |
| 18  |                      |              |               |              |               |                   |                 | Read vertical enable phase<br>RVENP            |   |   |   |   |   |   |   |   | 005F                  |
|     |                      |              |               |              |               |                   |                 | 8                                              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
|     | 0                    | 0            | 0             | 0            | 0             | 0                 | 0               | 0                                              | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |                       |
| 19  |                      |              |               |              |               |                   |                 | Read vertical enable width<br>RVENW            |   |   |   |   |   |   |   |   | 0125                  |
|     |                      |              |               |              |               |                   |                 | 8                                              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
|     | 0                    | 0            | 0             | 0            | 0             | 0                 | 0               | 1                                              | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |                       |
| 1A  |                      |              |               |              |               |                   |                 | Internal vertical blanking set<br>IVBLS        |   |   |   |   |   |   |   |   | 0134                  |
|     |                      |              |               |              |               |                   |                 | 8                                              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
|     | 0                    | 0            | 0             | 0            | 0             | 0                 | 0               | 1                                              | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |                       |
| 1B  |                      |              |               |              |               |                   |                 | Internal vertical blanking reset<br>IVBLR      |   |   |   |   |   |   |   |   | 0018                  |
|     |                      |              |               |              |               |                   |                 | 8                                              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
|     | 0                    | 0            | 0             | 0            | 0             | 0                 | 0               | 0                                              | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |                       |

| SUB | 15                         | 14 | 13 | 12   | 11                      | 10    | 9     | 8                                          | 7                        | 6 | 5 | 4 | 3 | 2 | 1 | 0 | SET<br>VALUE<br>[HEX] |
|-----|----------------------------|----|----|------|-------------------------|-------|-------|--------------------------------------------|--------------------------|---|---|---|---|---|---|---|-----------------------|
| 1C  |                            |    |    |      |                         |       |       | Output vertical blanking set<br>OVBS       |                          |   |   |   |   |   |   |   | 0134                  |
|     | 0                          | 0  | 0  | 0    | 0                       | 0     | 0     | 8                                          | 7                        | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
| 1D  |                            |    |    |      |                         |       |       | Output vertical blanking reset<br>OVBLS    |                          |   |   |   |   |   |   |   | 0018                  |
|     | 0                          | 0  | 0  | 0    | 0                       | 0     | 0     | 8                                          | 7                        | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
| 1E  |                            |    |    |      |                         |       |       | Vertical black peak mask set<br>VBMS       |                          |   |   |   |   |   |   |   | 0134                  |
|     | 0                          | 0  | 0  | 0    | 0                       | 0     | 0     | 8                                          | 7                        | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
| 1F  |                            |    |    |      |                         |       |       | Vertical black peak mask reset<br>VBMR     |                          |   |   |   |   |   |   |   | 001F                  |
|     | 0                          | 0  | 0  | 0    | 0                       | 0     | 0     | 8                                          | 7                        | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
| 20  |                            |    |    |      |                         |       |       | Caption compression position set<br>JCPS   |                          |   |   |   |   |   |   |   | 0134                  |
|     | 0                          | 0  | 0  | 0    | 0                       | 0     | 0     | 8                                          | 7                        | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
| 21  |                            |    |    |      |                         |       |       | Caption compression position reset<br>JCPR |                          |   |   |   |   |   |   |   | 001F                  |
|     | 0                          | 0  | 0  | 0    | 0                       | 0     | 0     | 8                                          | 7                        | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                       |
| 22  | Y side panel level<br>YSPL |    |    |      |                         |       |       | Y blanking level<br>YBLL                   |                          |   |   |   |   |   |   |   | 2020                  |
|     | 0                          | 0  | 1  | 0    | 0                       | 0     | 0     | 7                                          | 6                        | 5 | 4 | 3 | 2 | 1 | 0 | 0 |                       |
| 23  | JCP ICSWO<br>YCAOUT YCAOUT |    |    | MUTE | RPLL<br>PD-OFF<br>RHPOF | ICSW1 | ICSW0 | Y 1CK<br>DLY<br>YDL0                       | C blanking level<br>CBLL |   |   |   |   |   |   |   | 0880                  |
|     | 0                          | 0  | 0  |      | 0                       |       |       | 1                                          | 0                        | 0 | 0 | 0 | 0 | 0 | 0 | 0 |                       |


SCHEMATIC OF FIELD DOUBLE SCAN SYSTEM



EXAMPLE OF A/D CONVERTER AND D/A CONVERTER PERIPHERAL CIRCUIT



EXAMPLE OF VCO PERIPHERAL CIRCUIT



TC90A36F

PLL\* : TEXAS INSTRUMENTS TLC2932

**QFP100-P-1420-0.65A**

[illegible]

2000-03-06 30/30