

Semicustom CMOS Embedded array

CE77 Series

■ DESCRIPTION

The CE77 series 0.25 μm CMOS embedded array is a line of highly integrated CMOS ASICs featuring high speed and low power consumption at the same time.

CE77 series is available in 15 frames with the enhanced lineup of 470 K to 6980 K gates.

■ FEATURES

- Technology : 0.25 μm silicon-gate CMOS, 3- to 4-layer wiring
- Supply voltage : $+2.5 \text{ V} \pm 0.2 \text{ V}$ (normal) to $+1.5 \text{ V} \pm 0.1 \text{ V}$
- Junction temperature range : -40°C to $+125^\circ\text{C}$
- Gate delay time : $t_{pd} = 33 \text{ ps}$ (2.5 V, inverter cell High Speed type, F/O = 1, No load)
- Gate power consumption : $0.02 \mu\text{W}/\text{MHz}$ (1.5 V, F/O = 1, No load)
- High-load driving capability : $I_{OL} = 2 \text{ mA}/4 \text{ mA}/8 \text{ mA}/12 \text{ mA}$ mixable
- Output buffer cells with noise reduction circuits
- Inputs with on-chip input pull-up/pull-down resistors (25 k Ω typical) and bidirectional buffer cells
- Buffer cells dedicated to crystal oscillator
- Special interfaces (P-CML, LVDS, T-LVTTL, SSTL, PCI, USB, GTL+, and others including those under development)
- IP macros (CPU, PCI, USB, IrDA, PLL, DAC, ADC, and others including those under development)
- Capable of incorporating compiled cells (RAM/ROM/FIFO/Delay line, and others.)
- Configurable internal bus circuits
- Advanced hardware/software co-design environment
- Support for static timing sign-off
 - Dramatically reducing the time for generating test vectors for timing verification and the simulation time
- Hierarchical design environment for supporting large-scale circuits
- Simulation (before layout) considering the input slew rate and detailed RC delay calculation (after layout), supporting development with minimized timing trouble after trial manufacture

(Continued)

CE77 Series

(Continued)

- Support for memory (RAM/ROM) SCAN
- Support for memory (RAM) BIST
- Support for boundary SCAN
- Support for path delay test
- A variety of package options
(QFP, TQFP, LQFP, HQFP, BGA, T-BGA, FCBGA under development)

■ MACRO LIBRARY (Including macros being prepared)

1. Logic cells (about 700 types)

- | | |
|-------------------|--------------------------|
| • Adder | • AND-OR |
| • AND-OR Inverter | • Decoder |
| • Clock Buffer | • Non-SCAN Flip Flop |
| • Latch | • Inverter |
| • NAND | • Buffer |
| • AND | • OR-AND Inverter |
| • NOR | • OR |
| • SCAN Flip Flop | • Selector |
| • BUS Driver | • ENOR |
| • EOR | • Boundary Scan Register |
| • Others | |

2. IP macros

CPU	SPARClite, ARM7
Interface macro	USB, IrDA, etc.
Multimedia processing macros	JPEG, etc.
Mixed signal macros	ADC, DAC, Analog switch, etc.
Compiled macros	RAM, ROM, FIFO, Delay Line,
PLL	Analog PLL

3. Special I/O interface macros


- P-CML
- USB

■ CHIP STRUCTURE

The chip layout of the CE77 series consists of two major areas : chip peripheral area and basic cell area.

The chip peripheral area contains the input/output buffer cells for interfacing with external devices and the associated bonding pads. The basic cell area contains some of input/output buffer cells, the unit cells and the compiled cells.

- Chip configuration



CE77 Series

■ COMPILED CELLS

Compiled cells are macro cells which are automatically generated with the bit/word configuration specified. The CE77 series has the following types of compiled cells. (Note that each macro is different in word/bit range depending on the column type.)

1. Clock synchronous single-port RAM (1 address, 1 RW)

(High density type) / (Partial write type)

Column type	Memory capacity	Word range	Bit range	Unit
4	16 to 72 K	16 to 1 K	1 to 72	bit
16	64 to 72 K	64 to 4 K	1 to 18	bit

(Ultra high density type)

Column type	Memory capacity	Word range	Bit range	Unit
4	64 to 72 K	32 to 1 K	2 to 72	bit
4	2064 to 512 K	1032 to 4 K	2 to 128	bit
16	4160 to 512 K	2080 to 16 K	2 to 32	bit

(Low power consumption type)

Column type	Memory capacity	Word range	Bit range	Unit
4	128 to 72 K	32 to 1 K	4 to 72	bit
8	256 to 72 K	64 to 2 K	4 to 36	bit

(High speed type)

Column type	Memory capacity	Word range	Bit range	Unit
8	128 to 144 K	32 to 2 K	4 to 72	bit

2. Clock synchronous dual-port RAM (2 addresses, 1 RW/1 R)

Column type	Memory capacity	Word range	Bit range	Unit
4	16 to 72 K	16 to 1 K	1 to 72	bit
16	64 to 72 K	64 to 4 K	1 to 18	bit

3. Clock synchronous register file (3 address, 1W/2R)

Column type	Memory capacity	Word range	Bit range	Unit
1	4608	4 to 64	1 to 72	bit

4. Clock synchronous register file (4 address, 2W/2R)

Column type	Memory capacity	Word range	Bit range	Unit
1	4608	4 to 64	1 to 72	bit

5. Clock synchronous ROM (1 address, 1R)

Column type	Memory capacity	Word range	Bit range	Unit
8	128 to 512 K	32 to 4 K	4 to 128	bit
16	128 to 512 K	64 to 8 K	2 to 64	bit

6. Clock synchronous delay line memory (2 address, 1W/1R)

Column type	Memory capacity	Word range	Bit range	Unit
8	512 to 32 K	32 to 1 K	16 to 32	bit
16	512 to 32 K	64 to 2 K	8 to 16	bit
32	512 to 32 K	128 to 4 K	4 to 8	bit

7. Clock synchronous FIFO memory (2 address, 1W/1R)

Column type	Memory capacity	Word range	Bit range	Unit
8	512 to 32 K	32 to 1 K	16 to 32	bit
16	512 to 32 K	64 to 2 K	8 to 16	bit
32	512 to 32 K	128 to 4 K	4 to 8	bit

CE77 Series

■ ABSOLUTE MAXIMUM RATINGS

($V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Application	Rating		Unit	
			Min	Max		
Power supply voltage	V_{DD}	$V_{DD} = 1.4 \text{ V to } 2.7 \text{ V}$	− 0.5	+3.0 ^{*3}	V	
		$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		+4.0 ^{*4}		
Input voltage	V_I	—	− 0.5	$V_{DD} + 0.5 (\leq 3.0 \text{ V})$ ^{*3}	V	
				$V_{DD} + 0.5 (\leq 4.0 \text{ V})$ ^{*4}		
Output voltage	V_O	—	− 0.5	$V_{DD} + 0.5 (\leq 3.0 \text{ V})$ ^{*3}	V	
				$V_{DD} + 0.5 (\leq 4.0 \text{ V})$ ^{*4}		
Storage temperature	TST	—	−55	+125	°C	
Junction temperature	T_J	—	−40	+125	°C	
Output current ^{*1}	L type	IO	Powerless type ($I_{OL} = 2 \text{ mA}$)	—	±13	mA
	M type		Nomal type ($I_{OL} = 4 \text{ mA}$)	—	±13	
	H type		Power type ($I_{OL} = 8 \text{ mA}$)	—	±13	
	V type		High power type ($I_{OL} = 12 \text{ mA}$)	—	±26	
Power-supply pin current ^{*2}	ID	Per V_{DD} , GND pin	—	60	mA	

*1 : Maximum output current which can be supplied constantly.

*2 : Maximum supply current which can be supplied constantly.

*3 : Internal gate part in case of single power supply or dual power supply.

*4 : I/O part in case 3.3 V I/F or 2.5 V I/F is used by dual power supply.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

1. Single power supply

- Conditions: $V_{DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$, $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power supply voltage	V_{DD}	2.3	2.5	2.7	V
“H” level input voltage	CMOS normal	1.7	—	$V_{DD} + 0.3$	V
	CMOS schmitt	$V_{DD} \times 0.8$	—	—	
“L” level input voltage	CMOS normal	−0.3	—	+0.7	V
	CMOS schmitt			$V_{DD} \times 0.2$	
Junction temperature	T_j	−40	—	+125	°C

- Conditions: $V_{DD} = 1.8 \text{ V} \pm 0.15 \text{ V}$, $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power supply voltage	V_{DDI}	1.65	1.8	1.95	V
“H” level input voltage	CMOS normal	$V_{DD} \times 0.65$	—	$V_{DD} + 0.3$	V
	CMOS schmitt				
“L” level input voltage	CMOS normal	−0.3	—	$V_{DD} \times 0.35$	V
	CMOS schmitt			$V_{DD} \times 0.2$	
Junction temperature	T_j	−40	—	+125	°C

- Conditions: $V_{DD} = 1.5 \text{ V} \pm 0.1 \text{ V}$, $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power supply voltage	V_{DDI}	1.4	1.5	1.6	V
“H” level input voltage	CMOS normal	$V_{DD} \times 0.7$	—	$V_{DD} + 0.3$	V
	CMOS schmitt				
“L” level input voltage	CMOS normal	−0.3	—	$V_{DD} \times 0.3$	V
	CMOS schmitt			$V_{DD} \times 0.2$	
Junction temperature	T_j	−40	—	+125	°C

CE77 Series

2. Dual power supply

- Conditions: $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ / $V_{DDI} = 2.5 \text{ V} \pm 0.2 \text{ V}$, $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$, $V_{DDI} = 1.5 \text{ V} \pm 0.1 \text{ V}$, $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Value			Unit		
		Min	Typ	Max			
Power supply voltage	V_{DDE}	3.0	3.3	3.6	V		
	V_{DDI}	1.4	—	2.7			
“H” level input voltage	V_{IH}	$V_{DDI} \times 0.7$	—	$V_{DDI} + 0.3$	V		
		$V_{DDI} \times 0.65$					
		1.7					
		2.0		$V_{DDE} + 0.3$			
		$V_{DDI} \times 0.8$		$V_{DDI} + 0.3$			
		$V_{DDE} \times 0.8$		$V_{DDE} + 0.3$			
		2.0		5.5			
“L” level input voltage	V_{IL}	—0.3	—	V	V		
				$V_{DDI} \times 0.3$			
				$V_{DDI} \times 0.35$			
				0.7			
				0.8			
				$V_{DDI} \times 0.2$			
				$V_{DDE} \times 0.2$			
				0.8			
Junction temperature	T_j	-40	—	+125	°C		

- Conditions: $V_{DDE} = 2.5 \text{ V} \pm 0.2 \text{ V}$ / $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$, $V_{DDI} = 1.5 \text{ V} \pm 0.1 \text{ V}$, $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power supply voltage	V_{DDE}	2.3	2.5	2.7	V
	V_{DDI}	1.4	—	1.95	
“H” level input voltage	1.5 V CMOS normal	V_{IH}	$V_{DDI} \times 0.7$	—	V
	1.8 V CMOS normal		$V_{DDI} \times 0.65$		
	2.5 V CMOS normal		1.7		
	1.5 V CMOS schmitt		$V_{DDI} \times 0.8$		
	1.8 V CMOS schmitt		$V_{DDE} \times 0.8$		
	2.5 V CMOS schmitt		$V_{DDE} \times 0.8$		
“L” level input voltage	1.5 V CMOS normal	V_{IL}	—0.3	—	V
	1.8 V CMOS normal				
	2.5 V CMOS normal				
	1.5 V CMOS schmitt				
	1.8 V CMOS schmitt				
	2.5 V CMOS schmitt				
Junction temperature	T_j	—	—40	—	+125 °C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

CE77 Series

■ DC CHARACTERISTICS

- Single power supply : $V_{DD} = 2.5 \text{ V}$ (Standard)

$(V_{DD} = 2.5 \text{ V} \pm 0.2 \text{ V}, V_{SS} = 0 \text{ V}, T_j = -40 \text{ }^\circ\text{C} \text{ to } +125 \text{ }^\circ\text{C})$

Parameter	Symbol	Conditions	Value			Unit
			Min	Typ	Max	
Power supply current*1	I_{DDS}	T2	—	—	0.1	mA
		T3, T4	—	—	0.2	
		T5 to T7	—	—	0.3	
		T8, T9	—	—	0.4	
		TA	—	—	0.5	
		TB, TC	—	—	0.6	
		TD	—	—	0.8	
		TE	—	—	1.0	
		TF	—	—	1.1	
		TG	—	—	1.3	
"H" level output voltage	V_{OH}	$I_{OH} = -100 \mu\text{A}$	$V_{DD} - 0.2$	—	V_{DD}	V
"L" level output voltage	V_{OL}	$I_{OL} = 100 \mu\text{A}$	0	—	0.2	V
"H" level output voltage V-I characteristics	—	2.5 V $V_{DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$	*2	—	—	—
"L" level output current V-I characteristics	—	2.5 V $V_{DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$	*2	—	—	—
Input leakage current	I_L	—	—	—	± 5	μA
Pull-up/pull-down resistance	R_P	Pull-up $V_{IL} = 0 \text{ V}$ Pull-down $V_{IH} = V_{DD}$	10	25	120	$\text{k}\Omega$

*1 : When the memory is in a standby mode and analog macro is in a power-down mode. At both cases, conditions are $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$, and $T_j = +25 \text{ }^\circ\text{C}$. The above values may not be guaranteed when the input buffer with a pull-up/pull-down resistor or a crystal oscillator buffer is used.

*2 : See "(2) 2.5 V" in ■ V-I CHARACTERISTICS.

- Single power supply : $V_{DD} = 1.8 \text{ V}$

($V_{DD} = 1.8 \text{ V} \pm 0.15 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_j = -40 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$)

Parameter	Symbol	Conditions	Value			Unit
			Min	Typ	Max	
Power supply current* ¹	I_{DDS}	T2	—	—	0.1	mA
		T3, T4	—	—	0.2	
		T5 to T7	—	—	0.3	
		T8, T9	—	—	0.4	
		TA	—	—	0.5	
		TB, TC	—	—	0.6	
		TD	—	—	0.8	
		TE	—	—	1.0	
		TF	—	—	1.1	
		TG	—	—	1.3	
“H” level output voltage	V_{OH}	$I_{OH} = -100 \mu\text{A}$	$V_{DD} - 0.2$	—	V_{DD}	V
“L” level output voltage	V_{OL}	$I_{OL} = 100 \mu\text{A}$	0	—	0.2	V
“H” level output voltage V-I characteristics	—	1.8 V $V_{DD} = 1.8 \text{ V} \pm 0.15 \text{ V}$	* ²	—	—	—
“L” level output current V-I characteristics	—	1.8 V $V_{DD} = 1.8 \text{ V} \pm 0.15 \text{ V}$	* ²	—	—	—
Input leakage current	I_L	—	—	—	± 5	μA
Pull-up/pull-down resistance	R_P	Pull-up $V_{IL} = 0 \text{ V}$ Pull-down $V_{IH} = V_{DD}$	10	40	120	k Ω

*1 : When the memory is in a standby mode and analog macro is in a power-down mode. At both cases, conditions are $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$, and $T_j = +25 \text{ }^\circ\text{C}$. The above values may not be guaranteed when the input buffer with a pull-up/pull-down resistor or a crystal oscillator buffer is used.

*2 : See “(3) 1.8 V” in ■ V-I CHARACTERISTICS.

CE77 Series

- Single power supply : $V_{DD} = 1.5 \text{ V}$

($V_{DD} = 1.5 \text{ V} \pm 0.1 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_j = -40 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$)

Parameter	Symbol	Conditions	Value			Unit
			Min	Typ	Max	
Power supply current* ¹	I_{DDS}	T2	—	—	0.1	mA
		T3, T4	—	—	0.2	
		T5 to T7	—	—	0.3	
		T8, T9	—	—	0.4	
		TA	—	—	0.5	
		TB, TC	—	—	0.6	
		TD	—	—	0.8	
		TE	—	—	1.0	
		TF	—	—	1.1	
		TG	—	—	1.3	
“H” level output voltage	V_{OH}	$I_{OH} = -100 \mu\text{A}$	$V_{DD} - 0.2$	—	V_{DD}	V
“L” level output voltage	V_{OL}	$I_{OL} = 100 \mu\text{A}$	0	—	0.2	V
“H” level output voltage V-I characteristics	—	1.5 V $V_{DD} = 1.5 \text{ V} \pm 0.1 \text{ V}$	* ²	—	—	—
“L” level output current V-I characteristics	—	1.5 V $V_{DD} = 1.5 \text{ V} \pm 0.1 \text{ V}$	* ²	—	—	—
Input leakage current	I_L	—	—	—	± 5	μA
Pull-up/pull-down resistance	R_P	Pull-up $V_{IL} = 0 \text{ V}$ Pull-down $V_{IH} = V_{DD}$	10	55	120	k Ω

*1 : When the memory is in a standby mode and analog macro is in a power-down mode. At both cases, conditions are $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$, and $T_j = +25 \text{ }^\circ\text{C}$. The above values may not be guaranteed when the input buffer with a pull-up/pull-down resistor or a crystal oscillator buffer is used.

*2 : See “(4) 1.5 V” in ■ V-I CHARACTERISTICS.

- Dual power supply : $V_{DDE} = 3.3 \text{ V}$ / $V_{DDI} = 2.5 \text{ V}$, 1.8 V , 1.5 V

($V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ / $V_{DDI} = 2.5 \text{ V} \pm 0.2 \text{ V}$, $1.8 \text{ V} \pm 0.15 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_j = -40 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$)

Parameter	Symbol	Conditions	Value			Unit	
			Min	Typ	Max		
Power supply current* ¹	I _{DDS}	T2	—	—	0.1	mA	
		T3, T4	—	—	0.2		
		T5 to T7	—	—	0.3		
		T8, T9	—	—	0.4		
		TA	—	—	0.5		
		TB, TC	—	—	0.6		
		TD	—	—	0.8		
		TE	—	—	1.0		
		TF	—	—	1.1		
		TG	—	—	1.3		
“H” level output voltage	V _{OH4}	3.3 V output I _{OH} = $-100 \mu\text{A}$	V _{DDE} – 0.2	—	V _{DDE}	V	
	V _{OH3}	2.5 V output I _{OH} = $-100 \mu\text{A}$	V _{DDI} – 0.2	—	V _{DDI}		
	V _{OH2}	1.8 V output I _{OH} = $-100 \mu\text{A}$	V _{DDI} – 0.2	—	V _{DDI}		
	V _{OH1}	1.5 V output I _{OH} = $-100 \mu\text{A}$	V _{DDI} – 0.2	—	V _{DDI}		
“L” level output voltage	V _{OL4}	3.3 V output I _{OL} = $100 \mu\text{A}$	0	—	0.2	V	
	V _{OL3}	2.5 V output I _{OL} = $100 \mu\text{A}$	0	—	0.2		
	V _{OL2}	1.8 V output I _{OL} = $100 \mu\text{A}$	0	—	0.2		
	V _{OL1}	1.5 V output I _{OL} = $100 \mu\text{A}$	0	—	0.2		
“H” level output V-I characteristics	—	3.3 V V _{DDE} = $3.3 \text{ V} \pm 0.3 \text{ V}$	* ²	—	—	—	
	—	2.5 V V _{DDI} = $2.5 \text{ V} \pm 0.2 \text{ V}$	* ³	—	—		
	—	1.8 V V _{DDE} = $1.8 \text{ V} \pm 0.15 \text{ V}$	* ⁴	—	—		
	—	1.5 V V _{DDI} = $1.5 \text{ V} \pm 0.1 \text{ V}$	* ⁵	—	—		
“L” level output V-I characteristics	—	3.3 V V _{DDE} = $3.3 \text{ V} \pm 0.3 \text{ V}$	* ²	—	—	—	
	—	2.5 V V _{DDI} = $2.5 \text{ V} \pm 0.2 \text{ V}$	* ³	—	—		
	—	1.8 V V _{DDE} = $1.8 \text{ V} \pm 0.15 \text{ V}$	* ⁴	—	—		
	—	1.5 V V _{DDI} = $1.5 \text{ V} \pm 0.1 \text{ V}$	* ⁵	—	—		
Input leakage current	I _L	—	—	—	± 5	μA	
Pull-up/pull-down resistance	R _P	3.3 V	Pull-up V _{IL} = 0 Pull-down V _{IH} = V _{DDE}	10	25	70	kΩ
		2.5 V	Pull-up V _{IL} = 0 Pull-down V _{IH} = V _{DDI}	10	25	120	
		1.8 V	Pull-up V _{IL} = 0 Pull-down V _{IH} = V _{DDI}	10	40	120	
		1.5 V	Pull-up V _{IL} = 0 Pull-down V _{IH} = V _{DDI}	10	55	120	

*1: When the memory is in a standby mode and analog macro is in a power-down mode. At both cases, conditions are $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$, and $T_j = +25 \text{ }^\circ\text{C}$. The above values may not be guaranteed when the input buffer with a pull-up/pull-down resistor or a crystal oscillator buffer is used.

*2: See “(1) 3.3 V” in ■ V-I CHARACTERISTICS.

*3: See “(2) 2.5 V” in ■ V-I CHARACTERISTICS.

*4: See “(3) 1.8 V” in ■ V-I CHARACTERISTICS.

*5: See “(4) 1.5 V” in ■ V-I CHARACTERISTICS.

CE77 Series

- Dual power supply : $V_{DDE} = 2.5 \text{ V}$ / $V_{DDI} = 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}$**
 $(V_{DDE} = 2.5 \text{ V} \pm 0.2 \text{ V}/V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, 1.5 \text{ V} \pm 0.1 \text{ V}, V_{SS} = 0 \text{ V}, T_j = -40 \text{ }^\circ\text{C} \text{ to } +125 \text{ }^\circ\text{C})$

Parameter	Symbol	Conditions	Value			Unit	
			Min	Typ	Max		
Power supply current* ¹	I _{DDS}	T2	—	—	0.1	mA	
		T3, T4	—	—	0.2		
		T5 to T7	—	—	0.3		
		T8, T9	—	—	0.4		
		TA	—	—	0.5		
		TB, TC	—	—	0.6		
		TD	—	—	0.8		
		TE	—	—	1.0		
		TF	—	—	1.1		
		TG	—	—	1.3		
“H” level output voltage	V _{OH3}	2.5 V output I _{OH} = −100 μA	V _{DDE} − 0.2	—	V _{DDE}	V	
	V _{OH2}	1.8 V output I _{OH} = −100 μA	V _{DDI} − 0.2	—	V _{DDI}		
	V _{OH1}	1.5 V output I _{OH} = −100 μA	V _{DDI} − 0.2	—	V _{DDI}		
“L” level output voltage	V _{OL3}	2.5 V output I _{OL} = 100 μA	0	—	0.2	V	
	V _{OL2}	1.8 V output I _{OL} = 100 μA	0	—	0.2		
	V _{OL1}	1.5 V output I _{OL} = 100 μA	0	—	0.2		
“H” level output V-I characteristics	—	2.5 V V _{DDE} = 2.5 V ± 0.2 V	*2	—	—	—	
	—	1.8 V V _{DDI} = 1.8 V ± 0.15 V	*3	—	—		
	—	1.5 V V _{DDI} = 1.5 V ± 0.1 V	*4	—	—		
“L” level output V-I characteristics	—	2.5 V V _{DDE} = 2.5 V ± 0.2 V	*2	—	—	—	
	—	1.8 V V _{DDI} = 1.8 V ± 0.15 V	*3	—	—		
	—	1.5 V V _{DDI} = 1.5 V ± 0.1 V	*4	—	—		
Input leakage current	I _L	—	—	—	±5	μA	
Pull-up/pull-down resistance	R _P	2.5 V	Pull-up V _{IL} = 0 Pull-down V _{IH} = V _{DDE}	10	25	120	kΩ
		1.8 V	Pull-up V _{IL} = 0 Pull-down V _{IH} = V _{DDI}	10	40	120	
		1.5 V	Pull-up V _{IL} = 0 Pull-down V _{IH} = V _{DDI}	10	55	120	

*1: When the memory is in a standby mode and analog macro is in a power-down mode. At both cases, conditions are $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$, and $T_j = +25 \text{ }^\circ\text{C}$. The above values may not be guaranteed when the input buffer with a pull-up/pull-down resistor or a crystal oscillator buffer is used.

*2: See “(2) 2.5 V” in ■ V-I CHARACTERISTICS.


*3: See “(3) 1.8 V” in ■ V-I CHARACTERISTICS“.

*4: See “(4) 1.5 V” in ■ V-I CHARACTERISTICS.


■ V-I CHARACTERISTICS

(1) 3.3 V


- 3.3 V normal I/O V-I characteristics [Condition : $V_{DD} = 3.0 \text{ V}$]



- 3.3 V normal I/O V-I characteristics [Condition : $V_{DD} = 3.3 \text{ V}$]




- 3.3 V normal I/O V-I characteristics [Condition : $V_{DD} = 3.6 \text{ V}$]




CE77 Series

(2) 2.5 V


- 2.5 V normal I/O V-I characteristics [Condition : $V_{DD} = 2.3 \text{ V}$]



- 2.5 V normal I/O V-I characteristics [Condition : $V_{DD} = 2.5 \text{ V}$]




- 2.5 V normal I/O V-I characteristics [Condition : $V_{DD} = 2.7 \text{ V}$]




(3) 1.8 V


- 1.8 V normal I/O V-I characteristics [Condition : $V_{DD} = 1.65 \text{ V}$]



- 1.8 V normal I/O V-I characteristics [Condition : $V_{DD} = 1.8 \text{ V}$]




- 1.8 V normal I/O V-I characteristics [Condition : $V_{DD} = 1.95 \text{ V}$]




CE77 Series

(4) 1.5 V


- 1.5 V normal I/O V-I characteristics [Condition : $V_{DD} = 1.4 \text{ V}$]



- 1.5 V normal I/O V-I characteristics [Condition : $V_{DD} = 1.5 \text{ V}$]



- 1.5 V normal I/O V-I characteristics [Condition : $V_{DD} = 1.6 \text{ V}$]



■ AC CHARACTERISTICS

($V_{DD} = 1.8 \text{ V} \pm 0.15 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_j = -40 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$)

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Delay time	t_{pd}^{*1}	$typ^{*2} \times tmin^{*3}$	$typ^{*2} \times ttyp^{*3}$	$typ^{*2} \times tmax^{*3}$	ns

*1 : Delay time = propagation delay time, enable time, disable time

*2 : "typ" is calculated from the cell specification.

*3 : Measurement condition

Measurement condition	tmin	ttyp	tmax
$V_{DD} = 2.5 \pm 0.2 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_j = -40 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$	0.60	1.00	1.64
$V_{DD} = 1.8 \pm 0.15 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_j = -40 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$	0.84	1.57	2.84
$V_{DD} = 1.5 \pm 0.1 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_j = -40 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$	1.14	2.22	4.09

Note : tpd Max is calculated according to the maximum junction temperature (T_j) .

■ INPUT/OUTPUT CAPACITANCE

($f = 1 \text{ MHz}$, $V_{DD} = V_I = 0 \text{ V}$, $T_j = +25 \text{ }^\circ\text{C}$)

Parameter	Symbol	Value	Unit
Input pin	C_{IN}	Max 16	pF
Output pin	C_{OUT}	Max 16	pF
Input/output capacitance	$C_{I/O}$	Max 16	pF

■ DESIGN METHOD

Linking a floor plan tool and a logic synthesis tool enables automatic circuit optimization using floor plan information. In addition, CDDM (Clock Driven Design Method) clock tree synthesis tools using floor plan information is also available. Using floor plan information at a pre-layout stage prevents major problems with setup and hold timings which can occur after layout. Using a hierarchical layout method to support larger-scale circuit design considerably shortens the overall design cycle time.

CE77 Series

■ SUPPORT TOOLS

- Simulation
Synopsys, Inc. : VCS
Cadence Design Systems, Inc. : Verilog-XL, NC-Verilog, NC-VHDL
Model Technology, Inc./Mewtor Graphics, Inc : Model-Sim
FUJITSU LIMITED : LCADFE
- Logic synthesis
Synopsys, Inc. : DesignCompiler (Including Design Power/Power Compiler)
- Floor plan
FUJITSU LIMITED : GLOSCAD
- Clock tree
FUJITSU LIMITED : GLOSCAD
- Timing analysis
Synopsys, Inc. : PrimeTime
FUJITSU LIMITED : GISTA
- Power calculation
Sequence, Inc. : Watt Watcher
FUJITSU LIMITED : PScope
- Layout
Cadence Design Systems, Inc. : Gate Ensemble DSM
FUJITSU LIMITED : GLOSCAD
- Test tools
FUJITSU LIMITED : ATREX, FANTCAD, RAPARA, TERBAN, FANSCAD
- Format verification
Verplex, Inc : Tuxed-LEC
Synopsys, Inc : Formality
Chrysalis Symbolic Design, Inc. : Design VERIFYer
FUJITSU LIMITED : ASSURE
- Verification tool
Cadence Design Systems, Inc. : Dracula/Assura

■ THE NUMBER OF GATES USED AND PACKAGES

1. Counting the number of the gates used

Evaluation of the basic cell count used has revealed some problems including the circuit complexities, difference of the utilization depending on the circuit design scheme (whether it is designed with the logic synthesis) or being unable to achieve the minimum layout with the logically synthesized circuit.

To cope with those problems, Fujitsu developed the AREA as a criteria where the circuit size and the layout feasibility is determined. The AREA is a basic cell conceived from the viewpoint of congestion of the wiring; it has been calculated from the actual basic cell count and pin count in units of BC.

Estimate method for the frame include the conventional one by the basic cell count and the one by the AREA for more detailed estimate.

Hard macro basic cell count and AREA count for unit cell, I/O buffer cell or compiled cell are listed in the respective cell characteristic table.

2. Packages

The table below lists the package types available and the reference number of gates used.

Consult Fujitsu for the combination of each package and the availability.

CE77

Package and Pin count		0 500 k 1000 k 1500 k 2000 k 2500 k 3000 k 3500 k 4000 k 4500 k 5000 k 5500 k	ma- terial
L	144	976 k	●
Q	176	744 k	●
F	208	1375 k	●
P	256	1841 k	●
H	208	1375 k	●
Q	240	1609 k	●
F	256	2109 k	●
P	304	4538 k	●
F	144	461 k	●
B	176	646 k	●
G	224	1375 k	●
A	228	2109 k	●
P	256	1841 k	●
B	352	2678 k	●
G	420	3789 k	●


Note : This list contains packages under planning.

● : Plastic


CE77 Series

■ BASIC CHARACTERISTICS


Transfer characteristics
(Typical CMOS input buffer) 1




Transfer characteristics
(Typical CMOS input buffer) 2



Transfer characteristics (Typical schmitt input buffer) 1




Transfer characteristics (Typical schmitt input buffer) 2




(Continued)

(Continued)

Transfer characteristics (3.3 V normal CMOS input buffer $V_{DDI} = 2.5$ V)



Transfer characteristics (3.3 V normal schmitt input buffer $V_{DDI} = 2.5$ V)



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.