

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

The M5M51008BP,FP,VP,RV,KV,KR are a 1048576-bit CMOS static RAM organized as 131072 word by 8-bit which are fabricated using high-performance triple polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high density and low power static RAM.

The M5M51008BVP,RV,KV,KR are packaged in a 32-pin thin small outline package which is a high reliability and high density surface mount device(SMD).Two types of devices are available. VP,KV(normal lead bend type package),RV,KR(reverse lead bend type package). Using both types of devices, it becomes very easy to design a printed circuit board.

Type name	Access time (max)	Power supply current	
		Active (1MHz) (max)	stand-by (max)
M5M51008BP,FP,VP,RV,KV,KR-55L	55ns	15mA	200μA (Vcc=5.5V)
M5M51008BP,FP,VP,RV,KV,KR-70L	70ns		
M5M51008BP,FP,VP,RV,KV,KR-10L	100ns		
M5M51008BP,FP,VP,RV,KV,KR-55LL	55ns	15mA	40μA (Vcc=5.5V) 0.3μA (Vcc=3.0V,typ)
M5M51008BP,FP,VP,RV,KV,KR-70LL	70ns		
M5M51008BP,FP,VP,RV,KV,KR-10LL	100ns		

- Single +5V power supply
- Low stand-by current 0.3μA (typ.)
- Directly TTL compatible : All inputs and outputs
- Easy memory expansion and power down by $\overline{S}_1, S_2$
- Data hold on +2V power supply
- Three-state outputs : OR - tie capability
- $\overline{OE}$ prevents data contention in the I/O bus
- Common data I/O
- Package

M5M51008BP		32pin	600mil	DIP
M5M51008BFP		32pin	525mil	SOP
M5M51008BVP,RV		32pin	8 X 20 mm ²	TSOP
M5M51008BKV,KR		32pin	8 X 13.4 mm ²	TSOP

Small capacity memory units

Pin diagram of the MSM51008BP,FP-1 memory chip. The chip is shown as a rectangle with pins numbered 1 to 32. Pins 1-12 are on the left, 13-16 at the bottom, 17-21 on the right, and 22-32 on the top. Address inputs (A0-A15) are on pins 1-12 and 22-27. Data inputs/outputs (DQ0-DQ7) are on pins 13-16 and 17-21. Control inputs (NC, S2, W, OE, S1) are on pins 1, 30, 29, 24, and 22 respectively. Power pins (VCC, GND) are on pins 32 and 16.

Pin	Signal	Function
1	NC	No Connection
2	A16	Address Input
3	A14	Address Input
4	A12	Address Input
5	A7	Address Input
6	A6	Address Input
7	A5	Address Input
8	A4	Address Input
9	A3	Address Input
10	A2	Address Input
11	A1	Address Input
12	A0	Address Input
13	DQ1	Data Input/Output
14	DQ2	Data Input/Output
15	DQ3	Data Input/Output
16	GND	Ground
17	DQ4	Data Input/Output
18	DQ5	Data Input/Output
19	DQ6	Data Input/Output
20	DQ7	Data Input/Output
21	S ₁	Chip Select Input
22	A10	Address Input
23	OE	Output Enable Input
24	A11	Address Input
25	A9	Address Input
26	A8	Address Input
27	A13	Address Input
28	W	Write Control Input
29	S ₂	Chip Select Input
30	VCC	Power Supply
31	A15	Address Input
32	VCC	Power Supply

A ₁₁	1	M5M51008BVP,KV-I	32	$\overline{\text{OE}}$
A ₉	2		31	A ₁₀
A ₈	3		30	$\overline{\text{S}}_1$
A ₁₃	4		29	DQ ₈
$\overline{\text{W}}$	5		28	DQ ₇
S ₂	6		27	DQ ₆
A ₁₅	7		26	DQ ₅
V _{CC}	8		25	DQ ₄
NC	9		24	GND
A ₁₆	10		23	DQ ₃
A ₁₄	11		22	DQ ₂
A ₁₂	12		21	DQ ₁
A ₇	13		20	A ₀
A ₆	14		19	A ₁
A ₅	15		18	A ₂
A ₄	16		17	A ₃

A4	16		17	A3
A5	15		18	A2
A6	14		19	A1
A7	13		20	A0
A12	12		21	DQ1
A14	11		22	DQ2
A16	10		23	DQ3
NC	9	M5M51008BRV,KR-I	24	GND
VCC	8		25	DQ4
A15	7		26	DQ5
S2	6		27	DQ6
W	5		28	DQ7
A13	4		29	DQ8
A8	3		30	S1
A9	2		31	A10
A11	1		32	OE

NC : NO CONNECTION

1997-4/1
MITSUBISHI LSIs

M5M51008BP,FP,VP,RV,KV,KR -55L,-70L,-10L, -55LL,-70LL,-10LL-I

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

FUNCTION

The operation mode of the M5M51008B series are determined by a combination of the device control inputs $\bar{S}_1, S_2, \bar{W}$ and $\bar{OE}$.

Each mode is summarized in the function table.

A write cycle is executed whenever the low level $\bar{W}$ overlaps with the low level $\bar{S}_1$ and the high level S_2 . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of $\bar{W}, \bar{S}_1$ or S_2 , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input $\bar{OE}$ directly controls the output stage. Setting the $\bar{OE}$ at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.


A read cycle is executed by setting $\bar{W}$ at a high level and $\bar{OE}$ at a low level while $\bar{S}_1$ and S_2 are in an active state ($\bar{S}_1=L, S_2=H$).

When setting $\bar{S}_1$ at a high level or S_2 at a low level, the chip are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by $\bar{S}_1$ and S_2 . The power supply current is reduced as low as the stand-by current which is specified as I_{cc3} or I_{cc4} , and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

$\bar{S}_1$	S_2	$\bar{W}$	$\bar{OE}$	Mode	DQ	I_{cc}
X	L	X	X	Non selection	High-impedance	Stand-by
H	X	X	X	Non selection	High-impedance	Stand-by
L	H	L	X	Write	Din	Active
L	H	H	L	Read	Dout	Active
L	H	H	H		High-impedance	Active

BLOCK DIAGRAM



* Pin numbers inside dotted line show those of TSOP

1997-4/1
MITSUBISHI LSIs

**M5M51008BP,FP,VP,RV,KV,KR -55L,-70L,-10L,
-55LL,-70LL,-10LL-I**
1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to GND	- 0.3*-7	V
V _I	Input voltage		- 0.3*-V _{CC} + 0.3	V
V _O	Output voltage		0-V _{CC}	V
P _d	Power dissipation	T _a =25°C	700	mW
T _{opr}	Operating temperature		- 40~85	°C
T _{stg}	Storage temperature		- 65~150	°C

* -3.0V in case of AC (Pulse width £ 30ns)

DC ELECTRICAL CHARACTERISTICS (T_a = -40~85°C, V_{CC}=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.2		V _{CC} +0.3V	V
V _{IL}	Low-level input voltage		-0.3*		0.8	V
V _{OH1}	High-level output voltage 1	I _{OH} = -0.5mA	2.4			V
V _{OH2}	High-level output voltage 2	I _{OH} = -0.05mA	V _{CC} -0.5V			V
V _{OL}	Low-level output voltage	I _{OL} =2mA			0.4	V
I _I	Input current	V _I =0~V _{CC}			±1	µA
I _O	Output current in off-state	$\bar{S}_1$ =V _{IH} or S ₂ =V _{IL} or OE=V _{IH} V _{I/O} =0~V _{CC}			±1	µA
I _{CC1}	Active supply current (AC, MOS level)	$\bar{S}_1$ £0.2V, S ₂ ≥V _{CC} -0.2V, other inputs£0.2V or ≥V _{CC} -0.2V Output-open(duty 100%)	Min cycle	35 (40)**	70 (80)**	mA
			1MHz	4	15	
I _{CC2}	Active supply current (AC, TTL level)	$\bar{S}_1$ =V _{IL} , S ₂ =V _{IH} , other inputs=V _{IH} or V _{IL} Output-open(duty 100%)	Min cycle	38 (43)**	70 (85)**	mA
			1MHz	5	15	
I _{CC3}	Stand-by current	1) S ₂ £ 0.2V 2) $\bar{S}_1$ ≥ V _{CC} -0.2V, S ₂ ≥ V _{CC} -0.2V other inputs=0~V _{CC}	-L		100	µA
			-LL		20	
I _{CC4}	Stand-by current	$\bar{S}_1$ =V _{IH} or S ₂ =V _{IL} , other inputs=0~V _{CC}			3	mA

* -3.0V in case of AC (Pulse width £ 30ns)

** inside () is a value of -55L,-55LL

CAPACITANCE (T_a = -40~85°C, V_{CC}=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _I	Input capacitance	V _I =GND, V _I =25mVrms, f=1MHz			6	pF
C _O	Output capacitance	V _O =GND, V _O =25mVrms, f=1MHz			8	pF

Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is V_{CC} = 5V, T_a = 25°C

1997-4/1
MITSUBISHI LSIs

M5M51008BP,FP,VP,RV,KV,KR -55L,-70L,-10L, -55LL,-70LL,-10LL-I

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS ($T_a = -40-85^{\circ}\text{C}$, $V_{cc}=5V\pm 10\%$, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse level $V_{IH}=2.4V, V_{IL}=0.6V$ (-70L,-10L,-70LL,-10LL)

$V_{IH}=3.0V, V_{IL}=0.0V$ (-55L,-55LL)

Input rise and fall time 5ns

Reference level $V_{OH}=V_{OL}=1.5V$

Output loads Fig.1, $C_L=100\text{pF}$ (-10L,-10LL,)

$C_L=30\text{pF}$ (-55L,-70L,-55LL,-70LL)

$C_L=5\text{pF}$ (for t_{en}, t_{dis})

Transition is measured $\pm 500\text{mV}$ from steady state voltage. (for t_{en}, t_{dis})




Fig.1 Output load

(2) READ CYCLE

Symbol	Parameter	Limits						Unit
		-55L,LL		-70L,LL		-10L,LL		
		Min	Max	Min	Max	Min	Max	
tCR	Read cycle time	55		70		100		ns
ta(A)	Address access time		55		70		100	ns
ta(S1)	Chip select 1 access time		55		70		100	ns
ta(S2)	Chip select 2 access time		55		70		100	ns
ta(OE)	Output enable access time		30		35		50	ns
tdis(S1)	Output disable time after $\overline{S_1}$ high		20		25		35	ns
tdis(S2)	Output disable time after S2 low		20		25		35	ns
tdis(OE)	Output disable time after $\overline{OE}$ high		20		25		35	ns
ten(S1)	Output enable time after $\overline{S_1}$ low	5		10		10		ns
ten(S2)	Output enable time after S2 high	5		10		10		ns
ten(OE)	Output enable time after $\overline{OE}$ low	5		5		5		ns
tv(A)	Data valid time after address	5		10		10		ns

(3) WRITE CYCLE

Symbol	Parameter	Limits						Unit
		-55L,LL		-70L,LL		-10L,LL		
		Min	Max	Min	Max	Min	Max	
tCW	Write cycle time	55		70		100		ns
t _w (W)	Write pulse width	45		55		75		ns
t _{su} (A)	Address setup time	0		0		0		ns
t _{su} (A-WH)	Address setup time with respect to $\overline{W}$	50		65		85		ns
t _{su} (S1)	Chip select 1 setup time	50		65		85		ns
t _{su} (S2)	Chip select 2 setup time	50		65		85		ns
t _{su} (D)	Data setup time	25		30		40		ns
t _h (D)	Data hold time	0		0		0		ns
t _{rec} (W)	Write recovery time	0		0		0		ns
t _{dis} (W)	Output disable time from $\overline{W}$ low		20		25		35	ns
t _{dis} (OE)	Output disable time from $\overline{OE}$ high		20		25		35	ns
t _{en} (W)	Output enable time from $\overline{W}$ high	5		5		5		ns
t _{en} (OE)	Output enable time from $\overline{OE}$ low	5		5		5		ns


1997-4/1
MITSUBISHI LSIs

**M5M51008BP,FP,VP,RV,KV,KR -55L,-70L,-10L,
-55LL,-70LL,-10LL-I**


1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

(4) TIMING DIAGRAMS

Read cycle



Write cycle ($\overline{W}$ control mode)




1997-4/1
MITSUBISHI LSIs


**M5M51008BP,FP,VP,RV,KV,KR -55L,-70L,-10L,
-55LL,-70LL,-10LL-I**

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

Write cycle ($\overline{S_1}$ control mode)



Write cycle (S_2 control mode)



Note 3: Hatching indicates the state is "don't care".

4: Writing is executed while S_2 high overlaps $\overline{S_1}$ and $\overline{W}$ low.

5: When the falling edge of $\overline{W}$ is simultaneously or prior to the falling edge of $\overline{S_1}$ or rising edge of S_2 , the outputs are maintained in the high impedance state.

6: Don't apply inverted phase signal externally when DQ pin is output mode.

1997-4/1
MITSUBISHI LSIs

**M5M51008BP,FP,VP,RV,KV,KR -55L,-70L,-10L,
-55LL,-70LL,-10LL-I**

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

POWER DOWN CHARACTERISTICS

(1) ELECTRICAL CHARACTERISTICS ($T_a = -40\sim 85^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC}(\text{PD})$	Power down supply voltage		2			V
$V_I(S1)$	Chip select input $\bar{S}_1$	$2.2\text{V} \leq V_{CC}(\text{PD})$	2.2			V
		$2\text{V} \leq V_{CC}(\text{PD}) \leq 2.2\text{V}$		$V_{CC}(\text{PD})$		
$V_I(S2)$	Chip select input S_2	$4.5\text{V} \leq V_{CC}(\text{PD})$			0.8	V
		$V_{CC}(\text{PD}) < 4.5\text{V}$			0.2	
$I_{CC}(\text{PD})$	Power down supply current	$V_{CC} = 3\text{V}$ 1) $S_2 \leq 0.2\text{V}$, other inputs = $0\sim 3\text{V}$	-L		100	μA
		2) $\bar{S}_1 \geq V_{CC} - 0.2\text{V}, S_2 \geq V_{CC} - 0.2\text{V}$ other inputs = $0\sim 3\text{V}$	-LL	0.3	$\frac{20}{\text{(Note 7)}}$	


Note7: $I_{CC}(\text{PD}) = 1\mu\text{A}$ in case of $T_a = 25^\circ\text{C}$

(2) TIMING REQUIREMENTS ($T_a = -40\sim 85^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su}(\text{PD})$	Power down set up time		0			ns
$t_{rec}(\text{PD})$	Power down recovery time		5			ms

(3) POWER DOWN CHARACTERISTICS

$\bar{S}_1$ control mode



S_2 control mode

