

## Microcontrollers

### ApNote

## AP1625

additional file  
AP162501 . EXE available

### Software emulation of I<sup>2</sup>C-bus using CPU time of C166 family

This is a software emulation of I<sup>2</sup>C-bus using CPU time of the C166 family to generate the clock and data. The I<sup>2</sup>C-bus is used in many applications mainly to communicate between devices connected to the bus.

Author: Tan Choon Hock / SCPL HL RM LAB

<b>1 Introduction to I<sup>2</sup>C-bus .....</b>	<b>3</b>
<b>2 I<sup>2</sup>C-bus Specifications .....</b>	<b>3</b>
2.1 Data Transfer Formats .....	3
2.2 Timing Diagram .....	7
2.3 Hardware Connection.....	9
<b>3 Software Description .....</b>	<b>10</b>
3.1 Software Concept.....	10
3.2 Description of Module Subroutines .....	11
3.3 Software Compilation .....	16

<b>AP1625 ApNote - Revision History</b>		
Actual Revision : Rel. 01		Previous Revision: none
Page of actual Rel.	Page of prev. Rel.	

## **1 Introduction to I<sup>2</sup>C-bus**

The I<sup>2</sup>C-bus or Inter-Integrated Circuit bus has been developed by Philips. It allows integrated circuits to communicate directly with each other via a simple bi-directional 2-wire bus. The two bus lines are serial clock line (SCL), and serial data line (SDA). Nowadays, the I<sup>2</sup>C-bus becomes a standard bus system which is used in consumer electronics, telecommunications, and industrial electronics. This software module for I<sup>2</sup>C-bus emulation supports the single master protocol only. It is using the CPU time to generate clock, and transmit or receive the data. The clock frequency of the I<sup>2</sup>C-bus can achieve up to 100 KHz with 20 MHz CPU of the C16x microcontroller.

## **2 I<sup>2</sup>C-bus Specifications**

### **2.1 Data Transfer formats**


A HIGH-to-LOW transition of the data line (SDA) while the clock line (SCL) is HIGH indicates a START condition. A LOW-to-HIGH transition of the SDA while SCL is HIGH defines a STOP condition. The data line can only be changed when the clock signal on the SCL line is LOW. Therefore, the data on the SDA line must be stable during the HIGH period of the clock signal. The bus is considered to be busy after the START condition and is considered to be free at a certain time interval after the STOP condition.

Each information put on the SDA line must be 8-bit long. The data is transferred serially with the most significant bit first, and followed by an acknowledge bit. The 9th clock pulse of the acknowledge bit is generated by the master. The transmitting device has to release the SDA line (HIGH or in the high impedance state) during this clock pulse while the device that needs to acknowledge has to pull down the SDA line during this clock pulse. The number of data bytes transferred between the START and STOP condition from the transmitter and receiver is not limited.


The receiver is obliged to generate an acknowledge bit after each byte of data that has been received. When the receiver does not provide an acknowledge bit after having received a byte of data, the data line must be left HIGH or in the high impedance state by the slave. The master can then generate a STOP condition to abort the transfer. One of the reasons for the receiver not to provide the acknowledge bit is that the receiver is performing some real-time function. If the master is receiving data, it must signal the end of the data to the slave by not generating an acknowledge bit on the last byte of data received. Then, the slave must release the data line to allow the master to generate the STOP condition.

A complete data transfer format is shown in Figure 1. After a START condition, a slave address is sent. The address is 7 bits long followed by an 8th bit which is a data direction bit (R/W). A "0" for data direction bit indicates a transmission (WRITE), and a "1" indicates a request for data (READ). Figure 2 shows the I<sup>2</sup>C-bus data transfer format of writing data from master to slave device. Figure 3 shows the data transfer format of reading data from the slave device.


A data transfer is always terminated by STOP condition generated by the master. However, if the master still wishes to communicate on the bus, it can generate a repeated START condition and address the same device or another slave device without first generating a STOP condition. This combined data transfer format is shown in figure 4.




**Figure 1:**  
**A complete data transfer format of I<sup>2</sup>C-bus**



**Figure 2:**  
I<sup>2</sup>C-bus data transfer format of writing data to slave



**Figure 3:**  
I<sup>2</sup>C-bus data transfer format of reading data from slave




**Figure 4:**  
**A combined data transfer format for I<sup>2</sup>C-bus**

## 2.2 Timing Diagram

The clock frequency of SCL is in the range of 0 up to 100 KHz. The clock on the I<sup>2</sup>C-bus has a minimum LOW period of 4.7  $\mu$ s, and a minimum HIGH period of 4.0  $\mu$ s.

Occasionally, the slave device may slow down the transmission by holding the clock line low after receiving a byte of data from microcontroller. This event is defined as a WAIT condition. Therefore, the master needs to switch the SCL output to high impedance and read the SCL line before transmitting another byte of data to the slave device.

Figure 5 shows the data transfer timing requirements in detail. The description of the abbreviations used is shown in the Table 1. The minimum timing requirements are needed to be fulfilled in order for I<sup>2</sup>C-bus to operate properly.



**Figure 5:**  
**I<sup>2</sup>C-bus timing diagram**


**Table 1:**  
**Abbreviation for I<sup>2</sup>C-bus timing diagram**

Parameter	Symbol	Limit Values		Unit
		min.	max.	
1. Bus free time between a STOP and START condition	$t_{\text{BUF}}$	4.7		$\mu\text{s}$
2. Hold time for START condition. After this period, the first pulse is generated.	$t_{\text{HD;STA}}$	4.0		$\mu\text{s}$
3. The HIGH period of SCL clock.	$t_{\text{HIGH}}$	4.0		$\mu\text{s}$
4. The LOW period of SCL clock.	$t_{\text{LOW}}$	4.7		$\mu\text{s}$
5. Data hold time	$t_{\text{HD;DAT}}$	0*		$\mu\text{s}$
6. Rise time for both SCL and SDA signals.	$t_{\text{R}}$		1.0	$\mu\text{s}$
7. Fall time for both SCL and SDA signals.	$t_{\text{F}}$		300	ns
8. Data set-up time	$t_{\text{SU;DAT}}$	250		ns
9. Set-up time for a repeated START condition.	$t_{\text{SU;STA}}$	4.7		$\mu\text{s}$
10. Set-up time for STOP condition.	$t_{\text{SU;STO}}$	4.0		$\mu\text{s}$
11. SCL clock frequency	$f_{\text{SCL}}$	0	100	KHz
12. Capacitor load for each bus line	$C_{\text{b}}$		400	pF

\* A device must internally provide a hold time of at least 300 ns for SDA signal in order to bridge the undefined region of the falling edge of SCL.

## 2.3 Hardware Connection

Every device connected to the I<sup>2</sup>C-bus must have an open drain/open collector output for both the clock (SCL) and data (SDA) lines. Each of the lines is connected to the V<sub>DD</sub> supply via a common pull-up resistor of 10 K $\Omega$  in value. The connection among master and many slave devices is shown in figure 6. The number of devices that can be connected to the I<sup>2</sup>C-bus is limited only by the maximum bus load capacitance of 400 pF.



**Figure 6:**  
Hardware connection among master and slave devices

### 3 Software Description

#### 3.1 Software Concept

The clock and data of the I<sup>2</sup>C-bus are generated by the CPU time of the C16x microcontroller. The clock frequency of the I<sup>2</sup>C-bus is 100 KHz with 20 MHz CPU of the microcontroller. Basically, the time delay is a count-down WHILE loop, and the time delay is depending on the input parameter of the count-down value.

If the CPU clock is less than 20 MHz, this software module can be modified to achieve the 100 KHz of SCL frequency. The software modification involves reducing or eliminating the time delay. In addition, check for WAIT condition before every byte is sent or received rather than checking for WAIT condition before every bit is sent or received.

This software module is very suitable for those I<sup>2</sup>C-bus applications that are not time critical. It is because this software module can be interrupted by other software modules that are involved in hardware interrupts. In other words, this software module is equivalent to those software modules with lowest priority interrupt level. The two different types of software methods that can be used for time critical applications are the I<sup>2</sup>C-bus via timer interrupt, and I<sup>2</sup>C-bus via High-Speed Synchronous Serial channel of C16x microcontroller.

The advantage of using the CPU time to generate clock and data is that it does not use up any of the hardware peripheral of the C16x microcontroller. Therefore, those hardware peripherals can be reserved for other time critical software application.

The `I2C_SW.C` software module is divided into 5 software subroutines which can be accessed by the main or external program. Those 5 software subroutines are used to construct the data transfer format of the I<sup>2</sup>C-bus. Those 5 software subroutines are `I2cInit`, `I2cStart`, `I2cMasterWrite`, `I2cMasterRead`, and `I2cStop`.

The two types of data transfer format (master write, and master read/combined format) are written in the `I2CSW_TS.C`. The `I2CSW_TS.C` is a simple test program which just to verify the `I2C_SW.C` software module. This test program is to transmit 10 bytes of data to E<sup>2</sup>PROM IC from the array location of the microcontroller. The 10 bytes of data will be stored in the word address 0 to 9 of the E<sup>2</sup>PROM IC. Next, the microcontroller will read back the contents of the 10 bytes from the word address 0 to 9 of the E<sup>2</sup>PROM IC and then store it into another array location of the microcontroller.

## 3.2 Description of Module Subroutines

### I<sup>2</sup>C-BUS Software Module

Source file:	I2C_SW.C
Header file:	
User definition file:	I2C.DEF

#### Description

This module is a standard I<sup>2</sup>C-bus single master protocol by using CPU time of the C16x microcontroller. The clock and as well as transmit/receive data are handled by the CPU time delay.

#### Module Subroutines

1. void Delay(unsigned int count);
2. void CheckClock();
3. unsigned char Check\_SCL();
4. unsigned char I2cInit();
5. void I2cStart();
6. unsigned char I2cMasterWrite(unsigned char input\_byte);
7. unsigned char I2cMasterRead(unsigned char ack);
8. unsigned char I2cStop();

#### **void Delay(unsigned int count)**

To create time delay for clock and data signal.

Parameter	Description
unsigned int count	number of count for time delay.

```
void CheckClock()
```

Send HIGH and read the SCL line. It will wait until the line has been released from slave device for every bit of data to be sent or received.

Parameter	Description
None	

```
unsigned char Check_SCL()
```

Send HIGH and read the SCL line. It will wait until the line has been released from slave device with the time-out of 10 ms.

Parameter	Description
None	

### Return

The return value is "0" if the clock and data lines have no problem. Otherwise, the return value will be "1".

```
unsigned char I2cInit()
```

Check the clock and data lines for any bus faulty like no pull-up resistor on SDA/SCL or pull-down to low by the slave device.

Parameter	Description
None	

### Return

The return value is "0" if the clock and data lines have no problem. Otherwise, the return value will be "1".

```
void I2cStart()
```

Generate a START condition on I<sup>2</sup>C-bus.

Parameter	Description
None	

```
unsigned char I2cMasterWrite(unsigned char input_byte)
```

Output one byte of data to the slave device. Check for WAIT condition before every bit is sent.

Parameter	Description
unsigned char input_byte	one byte of data to be sent to slave device.

### Return

If the return value is "0", writing one byte of data to slave device is successfully. Otherwise, one byte of data is needed to be sent again because there is no acknowledge from the slave device.

```
unsigned char I2cMasterRead(unsigned char ack)
```

Read one byte of data from the slave device. Check for WAIT condition before every bit is received.

Parameter	Description
unsigned char ack	"0" - generate LOW output by the master after a byte of data is received. "1" - generate HIGH output by the master after a byte of data is received.

### Return

If the return value is "0", reading one byte of data from slave device is successfully. Otherwise, one byte of data is needed to be received again because there is no acknowledge from the slave device.

```
unsigned char I2cStop()
```

Generate a STOP condition on the I<sup>2</sup>C-bus. In addition, it will generate clock pulses until the line is released by the slave device and the time-out is 10 ms before returning a "HIGH" value indicating an error.

Parameter	Description
None	

### Return

The return value is "0" if the clock and data lines have no problem. Otherwise, the return value will be "1".

## I<sup>2</sup>C-BUS Application Software

Source file: | I2CSW\_TS.C  
Header file: | I2C\_SW.H

### Description

This program is just for testing only. The purpose of this program is to make use of the standard I<sup>2</sup>C protocol module (I2C\_SW.C) to control the nonvolatile memory (E<sup>2</sup>PROM). This program writes 10 bytes of data into the E<sup>2</sup>PROM in sequence and the data is retrieved from the array location of microcontroller. Then read back 10 bytes of data from the E<sup>2</sup>PROM at the same location which they have been programmed and store them in the array location of microcontroller.

### Software subroutines

1. unsigned char CheckWrite();
2. unsigned char WriteE2prom(unsigned char address, signed int sub\_addr, unsigned char \*buffer, unsigned char count);
3. unsigned char ReadE2prom (unsigned char address, signed int sub\_addr, unsigned char \*buffer, unsigned char count);

#### **unsigned char CheckWrite()**

Check for the completion of programming after the memory write. If the programming is completed, the acknowledge bit will be "0".

Parameter	Description
None	

### Return

If the return value is "0", the programming of E<sup>2</sup>PROM is consider to be done. Otherwise, the programming of E<sup>2</sup>PROM is still in progress.

```
unsigned char WriteE2prom(unsigned char address, signed int  
sub_addr, unsigned char *buffer, unsigned char count)
```

Write number of data bytes to E<sup>2</sup>PROM. The flow of this subroutine is derived from the data format of writing to the E<sup>2</sup>PROM as in the figure 2.

<b>Parameter</b>	<b>Description</b>
unsigned char address	specifies the slave device address
signed int sub_addr	specifies the sub-address/word address
unsigned char *buffer	point to the location of data to be sent
unsigned char count	number of bytes to be sent

### Return

If the return value is "0", the programming of E<sup>2</sup>PROM is completed. Otherwise, the data is needed to be sent again because there is no acknowledge from slave device.

```
unsigned char ReadE2prom(unsigned char address, signed int  
sub_addr, unsigned char *buffer, unsigned char count)
```

Read number of data bytes from E<sup>2</sup>PROM. The flow of this subroutine is derived from the data format of reading from the E<sup>2</sup>PROM as in the figure 3.

<b>Parameter</b>	<b>Description</b>
unsigned char address	specifies the slave device address
signed int sub_addr	specifies the sub-address
unsigned char *buffer	point to the location of data to be stored
unsigned char count	number of bytes to be received

### Return

If the return value is "0", the reading of E<sup>2</sup>PROM is completed. Otherwise, the data is needed to be sent again because there is no acknowledge from slave device.

### 3.3 Software Compilation

The compilation of this software is using the KEIL C166 compiler. First of all, under the PROJECT menu, click on the "New Project", then key in the name of this project and add files to the project which are the I2C\_SW.C and I2CSW\_TS.C. Then, save the project. After that, go to the OPTIONS menu and click on the "C166 Compiler...". Lastly, select the option under OBJECT and cross the box under "Enable 80C167 instructions". This option will allow you to use the C16x derivatives. Now the project is ready to compile and link all the object files. The compiling and linking of the project can be done by clicking the icon "BUILD ALL".

The AP162501.EXE is a compressed file and contains I2C\_SW.H, I2C\_DEF, I2C\_SW.C, and I2CSW\_TS.C. All these files are necessary to complete the compilation of the software program.