



## 74LCX16373A

### LOW VOLTAGE 16-BIT D-TYPE LATCH (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS

- 5V TOLERANT INPUTS AND OUTPUTS
- HIGH SPEED:  $t_{PD} = 7.0 \text{ ns (MAX.)}$  at  $V_{CC} = 3V$
- POWER-DOWN PROTECTION ON INPUTS AND OUTPUTS
- SYMMETRICAL OUTPUT IMPEDANCE:  
 $|I_{OH}| = I_{OL} = 24 \text{ mA (MIN)}$
- PCI BUS LEVELS GUARANTEED AT 24mA
- BALANCED PROPAGATION DELAYS:  
 $t_{PLH} \cong t_{PHL}$
- OPERATING VOLTAGE RANGE:  
 $V_{CC} \text{ (OPR)} = 2.0V \text{ to } 3.6V \text{ (1.5V Data Retention)}$
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 16373
- LATCH-UP PERFORMANCE EXCEEDS 500mA
- ESD PERFORMANCE:  
 $HBM > 2000V$ ;  $MM > 200V$

#### DESCRIPTION

The LCX16373A is a low voltage CMOS 16-BIT D-TYPE LATCH with 3 STATE OUTPUTS NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C<sup>2</sup>MOS technology. It is ideal for low power and high speed 3.3V applications; it can be interfaced to 5V signal environment for both inputs and outputs.

These 16 bit D-Type latches are byte controlled by two latch enable inputs (nLE) and two output enable inputs (nOE).

While the nLE input is held at a high level, the nQ outputs will follow the data input precisely.

When the nLE is taken low, the nQ outputs will be latched precisely at the logic level of D input data.

While the (nOE) input is low, the nQ outputs will be in a normal logic state (high or low logic level) and while high level the outputs will be in a high impedance state.

It has better speed performance at 3.3V than 5V LSTTL family combined with the true CMOS low power consumption.


All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess




**T**  
(TSSOP48 Package)

**ORDER CODES :**  
74LCX16373AT

#### PIN CONNECTION



INPUT AND OUTPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION


| PIN No                         | SYMBOL           | NAME AND FUNCTION                        |
|--------------------------------|------------------|------------------------------------------|
| 1                              | $\overline{1OE}$ | 3 State Output Enable Input (Active LOW) |
| 2, 3, 5, 6, 8, 9, 11, 12       | 1Q0 to 1Q7       | 3 State Outputs                          |
| 13, 14, 16, 17, 19, 20, 22, 23 | 2Q0 to 2Q7       | 3 State Outputs                          |
| 24                             | $\overline{2OE}$ | 3 State Output Enable Input (Active LOW) |
| 25                             | 2LE              | Latch Enable Input                       |
| 36, 35, 33, 32, 30, 29, 27, 26 | 2D0 to 2D7       | Data Inputs                              |
| 47, 46, 44, 43, 41, 40, 38, 37 | 1D0 to 1D7       | Data Inputs                              |
| 48                             | 1LE              | Latch Enable Input                       |
| 4, 10, 15, 21, 28, 34, 39, 45  | GND              | Ground (0V)                              |
| 7, 18, 31, 42                  | V <sub>CC</sub>  | Positive Supply Voltage                  |

TRUTH TABLE

| INPUTS          |    |   | OUTPUTS     |
|-----------------|----|---|-------------|
| $\overline{OE}$ | LE | D | Q           |
| H               | X  | X | Z           |
| L               | L  | X | NO CHANGE * |
| L               | H  | L | L           |
| L               | H  | H | H           |

X: Don't care  
Z: High impedance  
\* Q output are latched at the timewhen the LE input is taken low level.

IEC LOGIC SYMBOLS





## DC SPECIFICATIONS

| Symbol           | Parameter                      | Test Conditions        |                                                                                   |                         | Value                |      | Unit |
|------------------|--------------------------------|------------------------|-----------------------------------------------------------------------------------|-------------------------|----------------------|------|------|
|                  |                                | V <sub>CC</sub><br>(V) |                                                                                   | -40 to 85 °C            |                      |      |      |
|                  |                                |                        |                                                                                   | Min.                    | Max.                 |      |      |
| V <sub>IH</sub>  | High Level Input Voltage       | 2.7 to 3.6             |                                                                                   | 2.0                     |                      | V    |      |
| V <sub>IL</sub>  | Low Level Input Voltage        |                        |                                                                                   |                         | 0.8                  | V    |      |
| V <sub>OH</sub>  | High Level Output Voltage      | 2.7 to 3.6             | V <sub>I</sub> = V <sub>IH</sub><br>or V <sub>IL</sub>                            | I <sub>O</sub> =-100 μA | V <sub>CC</sub> -0.2 | V    |      |
|                  |                                | 2.7                    |                                                                                   | I <sub>O</sub> =-12 mA  | 2.2                  |      |      |
|                  |                                | 3.0                    |                                                                                   | I <sub>O</sub> =-18 mA  | 2.4                  |      |      |
|                  |                                |                        |                                                                                   | I <sub>O</sub> =-24 mA  | 2.2                  |      |      |
| V <sub>OL</sub>  | Low Level Output Voltage       | 2.7 to 3.6             | V <sub>I</sub> = V <sub>IH</sub><br>or V <sub>IL</sub>                            | I <sub>O</sub> =100 μA  |                      | 0.2  | V    |
|                  |                                | 2.7                    |                                                                                   | I <sub>O</sub> =12 mA   |                      | 0.4  |      |
|                  |                                | 3.0                    |                                                                                   | I <sub>O</sub> =16 mA   |                      | 0.4  |      |
|                  |                                | 3.0                    |                                                                                   | I <sub>O</sub> =24 mA   |                      | 0.55 |      |
| I <sub>I</sub>   | Input Leakage Current          | 2.7 to 3.6             | V <sub>I</sub> = 0 to 5.5 V                                                       |                         | ±5                   | μA   |      |
| I <sub>OZ</sub>  | 3 State Output Leakage Current | 2.7 to 3.6             | V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub><br>V <sub>O</sub> = 0 to 5.5V |                         | ±5                   | μA   |      |
| I <sub>off</sub> | Power Off Leakage Current      | 0                      | V <sub>I</sub> or V <sub>O</sub> = 5.5V (per pin)                                 |                         | 10                   | μA   |      |
| I <sub>CC</sub>  | Quiescent Supply Current       | 2.7 to 3.6             | V <sub>I</sub> = V <sub>CC</sub> or GND                                           |                         | 20                   | μA   |      |
|                  |                                |                        | V <sub>I</sub> or V <sub>O</sub> =<br>3.6 to 5.5V                                 |                         | ±20                  |      |      |
| ΔI <sub>CC</sub> | ICC incr. per input            | 2.7 to 3.6             | V <sub>IH</sub> = V <sub>CC</sub> -0.6V                                           |                         | 500                  | μA   |      |

## DYNAMIC SWITCHING CHARACTERISTICS

| Symbol           | Parameter                                    | Test Conditions        |                                                                          | Value                  |      |      | Unit |
|------------------|----------------------------------------------|------------------------|--------------------------------------------------------------------------|------------------------|------|------|------|
|                  |                                              | V <sub>CC</sub><br>(V) |                                                                          | T <sub>A</sub> = 25 °C |      |      |      |
|                  |                                              |                        |                                                                          | Min.                   | Typ. | Max. |      |
| V <sub>OLP</sub> | Dynamic Low Voltage Quiet Output<br>(note 1) | 3.3                    | C <sub>L</sub> = 50pF<br>V <sub>IL</sub> = 0 V<br>V <sub>IH</sub> = 3.3V |                        | 0.8  |      | V    |
| V <sub>OLV</sub> |                                              |                        |                                                                          |                        | -0.8 |      |      |

1) Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is measured in the LOW state.

**AC ELECTRICAL CHARACTERISTICS** ( $C_L = 50 \text{ pF}$ ,  $R_L = 500 \Omega$ , Input  $t_r = t_f = 2.5 \text{ ns}$ )

| Symbol                                 | Parameter                                   | Test Condition         |          | Value        |      | Unit |
|----------------------------------------|---------------------------------------------|------------------------|----------|--------------|------|------|
|                                        |                                             | V <sub>CC</sub><br>(V) | Waveform | -40 to 85 °C |      |      |
|                                        |                                             |                        |          | Min.         | Max. |      |
| t <sub>PLH</sub><br>t <sub>PHL</sub>   | Propagation Delay Time Dn to Qn             | 2.7                    | 3        | 1.5          | 8.0  | ns   |
|                                        |                                             | 3.0 to 3.6             |          | 1.5          | 7.0  |      |
| t <sub>PLH</sub><br>t <sub>PHL</sub>   | Propagation Delay Time LE to Qn             | 2.7                    | 1        | 1.5          | 8.0  | ns   |
|                                        |                                             | 3.0 to 3.6             |          | 1.5          | 7.0  |      |
| t <sub>PZL</sub><br>t <sub>PZH</sub>   | Output Enable Time to HIGH and LOW level    | 2.7                    | 2        | 1.5          | 8.2  | ns   |
|                                        |                                             | 3.0 to 3.6             |          | 1.5          | 7.2  |      |
| t <sub>PLZ</sub><br>t <sub>PHZ</sub>   | Output Disable Time from HIGH and LOW level | 2.7                    | 2        | 1.5          | 8.2  | ns   |
|                                        |                                             | 3.0 to 3.6             |          | 1.5          | 7.2  |      |
| t <sub>S</sub>                         | Setup Time, HIGH or LOW level Dn to LE      | 2.7                    | 1        | 2.5          |      | ns   |
|                                        |                                             | 3.0 to 3.6             |          | 2.5          |      |      |
| t <sub>H</sub>                         | Hold Time, HIGH or LOW level Dn to LE       | 2.7                    | 1        | 1.5          |      | ns   |
|                                        |                                             | 3.0 to 3.6             |          | 1.5          |      |      |
| t <sub>W</sub>                         | LE Pulse Width, HIGH                        | 2.7                    | 1        | 4.0          |      | ns   |
|                                        |                                             | 3.0 to 3.6             |          | 3.0          |      |      |
| t <sub>OSLH</sub><br>t <sub>OSHL</sub> | Output to Output Skew Time (note 1, 2)      | 3.0 to 3.6             |          |              | 1.0  | ns   |

1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW ( $t_{OSLH} = |t_{PLHM} - t_{PLHL}|$ ,  $t_{OSHL} = |t_{PHLM} - t_{PHHL}|$ )


2) Parameter guaranteed by design

**CAPACITIVE CHARACTERISTICS**

| Symbol           | Parameter                              | Test Conditions        |                                                                 | Value                  |      |      | Unit |
|------------------|----------------------------------------|------------------------|-----------------------------------------------------------------|------------------------|------|------|------|
|                  |                                        | V <sub>CC</sub><br>(V) |                                                                 | T <sub>A</sub> = 25 °C |      |      |      |
|                  |                                        |                        |                                                                 | Min.                   | Typ. | Max. |      |
| C <sub>IN</sub>  | Input Capacitance                      | 3.3                    | V <sub>IN</sub> =0 to V <sub>CC</sub>                           |                        | 7    |      | pF   |
| C <sub>OUT</sub> | Output Capacitance                     | 3.3                    | V <sub>IN</sub> =0 to V <sub>CC</sub>                           |                        | 8    |      | pF   |
| C <sub>PD</sub>  | Power Dissipation Capacitance (note 1) | 3.3                    | f <sub>IN</sub> =10MHz<br>V <sub>IN</sub> =0 or V <sub>CC</sub> |                        | 20   |      | pF   |

1)  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the following equation.  $I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CCD}/16$  (per circuit)


TEST CIRCUIT





| TEST                  | SWITCH |
|-----------------------|--------|
| $t_{PLH}$ , $t_{PHL}$ | Open   |
| $t_{PZL}$ , $t_{PLZ}$ | 6V     |
| $t_{PZH}$ , $t_{PHZ}$ | GND    |

$C_L$  = 50 pF or equivalent (includes jig and probe capacitance)  
 $R_L$  =  $R_1$  = 500Ω or equivalent  
 $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50Ω)


**WAVEFORM 1: LE TO Qn PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH, Dn TO LE SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)**



**WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIMES** ( $f=1\text{MHz}$ ; 50% duty cycle)**WAVEFORM 3: PROPAGATION DELAY TIME** ( $f=1\text{MHz}$ ; 50% duty cycle)

TSSOP48 MECHANICAL DATA

| DIM. | mm   |         |      | inch   |            |        |
|------|------|---------|------|--------|------------|--------|
|      | MIN. | TYP.    | MAX. | MIN.   | TYP.       | MAX.   |
| A    |      |         | 1.1  |        |            | 0.433  |
| A1   | 0.05 | 0.10    | 0.15 | 0.002  | 0.004      | 0.006  |
| A2   | 0.85 | 0.9     | 0.95 | 0.335  | 0.354      | 0.374  |
| b    | 0.17 |         | 0.27 | 0.0067 |            | 0.011  |
| c    | 0.09 |         | 0.20 | 0.0035 |            | 0.0079 |
| D    | 12.4 | 12.5    | 12.6 | 0.408  | 0.492      | 0.496  |
| E    | 7.95 | 8.1     | 8.25 | 0.313  | 0.319      | 0.325  |
| E1   | 6.0  | 6.1     | 6.2  | 0.236  | 0.240      | 0.244  |
| e    |      | 0.5 BSC |      |        | 0.0197 BSC |        |
| K    | 0°   | 4°      | 8°   | 0°     | 4°         | 8°     |
| L    | 0.50 | 0.60    | 0.70 | 0.020  | 0.024      | 0.028  |





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 1999 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -  
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

<http://www.st.com>