

---

# HB526R864ESN-10H/10/12

4,194,304-word  $\times$  64-bit (Non Parity)  $\times$  2-bank Synchronous  
Dynamic RAM Module

## HITACHI

ADE-203-671A (Z)  
Rev. 1.1  
Feb. 20, 1997

---

### Description

The HB526R864ESN belongs to 8 byte DIMM (Dual In-line Memory Module) family, and has been developed as an optimized main memory solution for 8 byte processor applications. The HB526R864ESN is a  $4M \times 64 \times 2$  banks Synchronous Dynamic RAM module, mounted 32 pieces of 16-Mbit SDRAM (HM5216405TB) sealed in TCP package and 1 piece of serial EEPROM (24C02) for Presence Detect (PD). An outline of the HB526R864ESN is 168-pin socket type package (dual lead out). Therefore, the HB526R864ESN makes high density mounting possible without surface mount technology. The HB526R864ESN provides common data inputs and outputs. Decoupling capacitors are mounted beside each TCP on the module board.

### Features

- 168-pin socket type package (dual lead out)
  - Lead pitch : 1.27 mm
- 3.3 V (  $\pm 0.3$  V) power supply
- Clock frequency : 100 MHz / 83 MHz
- JEDEC standard outline unbuffered 8-byte DIMM
- LVTTTL interface
- Data bus width:  $\times 64$  (non parity)bit
- Single pulsed  $\overline{RAS}$
- 2 Banks can operate simultaneously and independently
- Burst read/write operation and burst read/single write operation capability
- Programmable burst length: 1/2/4/8/full page
- Programmable burst sequence
  - Sequential/interleave
- Full page burst length capability
  - Sequential burst
  - Burst stop capability
- Programmable  $\overline{CAS}$  latency: 1/2/3
- 4096 refresh cycles: 64 ms


# HB526R864ESN-10H/10/12

- 2 variations of refresh
  - Auto refresh
  - Self refresh

## Ordering Information

| Type No.         | Frequency | Package                           | Contact pad |
|------------------|-----------|-----------------------------------|-------------|
| HB526R864ESN-10H | 100 MHz   | 168-pin dual lead out socket type | Gold        |
| HB526R864ESN-10  | 100 MHz   |                                   |             |
| HB526R864ESN-12  | 83 MHz    |                                   |             |

## Pin Arrangement



| Pin No. | Pin name        | Pin No. | Pin name        | Pin No. | Pin name        | Pin No. | Pin name        |
|---------|-----------------|---------|-----------------|---------|-----------------|---------|-----------------|
| 1       | V <sub>SS</sub> | 43      | V <sub>SS</sub> | 85      | V <sub>SS</sub> | 127     | V <sub>SS</sub> |
| 2       | DQ0             | 44      | NC              | 86      | DQ32            | 128     | CKE0            |
| 3       | DQ1             | 45      | $\overline{S2}$ | 87      | DQ33            | 129     | $\overline{S3}$ |
| 4       | DQ2             | 46      | DQMB2           | 88      | DQ34            | 130     | DQMB6           |
| 5       | DQ3             | 47      | DQMB3           | 89      | DQ35            | 131     | DQMB7           |
| 6       | V <sub>DD</sub> | 48      | NC              | 90      | V <sub>DD</sub> | 132     | NC              |
| 7       | DQ4             | 49      | V <sub>DD</sub> | 91      | DQ36            | 133     | V <sub>DD</sub> |
| 8       | DQ5             | 50      | NC              | 92      | DQ37            | 134     | NC              |
| 9       | DQ6             | 51      | NC              | 93      | DQ38            | 135     | NC              |
| 10      | DQ7             | 52      | NC              | 94      | DQ39            | 136     | NC              |
| 11      | DQ8             | 53      | NC              | 95      | DQ40            | 137     | NC              |
| 12      | V <sub>SS</sub> | 54      | V <sub>SS</sub> | 96      | V <sub>SS</sub> | 138     | V <sub>SS</sub> |
| 13      | DQ9             | 55      | DQ16            | 97      | DQ41            | 139     | DQ48            |
| 14      | DQ10            | 56      | DQ17            | 98      | DQ42            | 140     | DQ49            |
| 15      | DQ11            | 57      | DQ18            | 99      | DQ43            | 141     | DQ50            |
| 16      | DQ12            | 58      | DQ19            | 100     | DQ44            | 142     | DQ51            |
| 17      | DQ13            | 59      | V <sub>DD</sub> | 101     | DQ45            | 143     | V <sub>DD</sub> |

**Pin Arrangement (cont)**

| Pin No. | Pin name        | Pin No. | Pin name        | Pin No. | Pin name         | Pin No. | Pin name        |
|---------|-----------------|---------|-----------------|---------|------------------|---------|-----------------|
| 18      | V <sub>DD</sub> | 60      | DQ20            | 102     | V <sub>DD</sub>  | 144     | DQ52            |
| 19      | DQ14            | 61      | NC              | 103     | DQ46             | 145     | NC              |
| 20      | DQ15            | 62      | NC              | 104     | DQ47             | 146     | NC              |
| 21      | NC              | 63      | CKE1            | 105     | NC               | 147     | NC              |
| 22      | NC              | 64      | V <sub>SS</sub> | 106     | NC               | 148     | V <sub>SS</sub> |
| 23      | V <sub>SS</sub> | 65      | DQ21            | 107     | V <sub>SS</sub>  | 149     | DQ53            |
| 24      | NC              | 66      | DQ22            | 108     | NC               | 150     | DQ54            |
| 25      | NC              | 67      | DQ23            | 109     | NC               | 151     | DQ55            |
| 26      | V <sub>DD</sub> | 68      | V <sub>SS</sub> | 110     | V <sub>DD</sub>  | 152     | V <sub>SS</sub> |
| 27      | $\overline{WE}$ | 69      | DQ24            | 111     | $\overline{CAS}$ | 153     | DQ56            |
| 28      | DQMB0           | 70      | DQ25            | 112     | DQMB4            | 154     | DQ57            |
| 29      | DQMB1           | 71      | DQ26            | 113     | DQMB5            | 155     | DQ58            |
| 30      | $\overline{S0}$ | 72      | DQ27            | 114     | $\overline{S1}$  | 156     | DQ59            |
| 31      | NC              | 73      | V <sub>DD</sub> | 115     | $\overline{RAS}$ | 157     | V <sub>DD</sub> |
| 32      | V <sub>SS</sub> | 74      | DQ28            | 116     | V <sub>SS</sub>  | 158     | DQ60            |
| 33      | A0              | 75      | DQ29            | 117     | A1               | 159     | DQ61            |
| 34      | A2              | 76      | DQ30            | 118     | A3               | 160     | DQ62            |
| 35      | A4              | 77      | DQ31            | 119     | A5               | 161     | DQ63            |
| 36      | A6              | 78      | V <sub>SS</sub> | 120     | A7               | 162     | V <sub>SS</sub> |
| 37      | A8              | 79      | CK2             | 121     | A9               | 163     | CK3             |
| 38      | A10             | 80      | NC              | 122     | A11              | 164     | NC              |
| 39      | NC              | 81      | NC              | 123     | NC               | 165     | SA0             |
| 40      | V <sub>DD</sub> | 82      | SDA             | 124     | V <sub>DD</sub>  | 166     | SA1             |
| 41      | V <sub>DD</sub> | 83      | SCL             | 125     | CK1              | 167     | SA2             |
| 42      | CK0             | 84      | V <sub>DD</sub> | 126     | NC               | 168     | V <sub>DD</sub> |

Pin Description

| Pin name                                                                       | Function                                                                                                                                                  |
|--------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| A0 to A11                                                                      | Address input <ul style="list-style-type: none"><li>— Row address A0 to A10</li><li>— Column address A0 to A9</li><li>— Bank select address A11</li></ul> |
| DQ0 to DQ63                                                                    | Data-input/output                                                                                                                                         |
| $\overline{S0}$ to $\overline{S3}$<br>( $\overline{CS0}$ to $\overline{CS3}$ ) | Chip select                                                                                                                                               |
| $\overline{RAS}$                                                               | Row address strobe                                                                                                                                        |
| $\overline{CAS}$                                                               | Column address strobe                                                                                                                                     |
| $\overline{WE}$                                                                | Write enable                                                                                                                                              |
| DQMB0 to DQMB7<br>(DQM0 to DQM7)                                               | Input/output mask                                                                                                                                         |
| CK0 to CK3<br>(CLK0 to CLK3)                                                   | Clock input                                                                                                                                               |
| CKE0/CKE1                                                                      | Clock enable                                                                                                                                              |
| SDA                                                                            | Data-input/output for serial PD                                                                                                                           |
| SCL                                                                            | Clock input for serial PD                                                                                                                                 |
| SA0 to SA2                                                                     | Serial address input                                                                                                                                      |
| $V_{DD}$                                                                       | Power supply                                                                                                                                              |
| $V_{SS}$                                                                       | Ground                                                                                                                                                    |
| NC                                                                             | No connection                                                                                                                                             |

## Serial PD Matrix

| Byte No. | Function described                                                                       | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Notes                                      |
|----------|------------------------------------------------------------------------------------------|------|------|------|------|------|------|------|------|--------------------------------------------|
| 0        | Number of bytes utilized by module manufacturer                                          | 0    | 0    | 0    | 1    | 0    | 1    | 0    | 1    | 21                                         |
| 1        | Total number bytes in serial PD device                                                   | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0    | 256byte                                    |
| 2        | Memory type                                                                              | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | SDRAM                                      |
| 3        | Number of row addresses                                                                  | 0    | 0    | 0    | 0    | 1    | 0    | 1    | 1    | 11                                         |
| 4        | Number of column addresses                                                               | 0    | 0    | 0    | 0    | 1    | 0    | 1    | 0    | 10                                         |
| 5        | Number of DIMM banks                                                                     | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 2                                          |
| 6        | Module data width                                                                        | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 64                                         |
| 7        | Module data width(continued)                                                             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0 (+)                                      |
| 8        | Module supply voltage/interface levels                                                   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3.3 V                                      |
| 9        | System clock cycle time<br>10 ns                                                         | 1    | 0    | 1    | 0    | 0    | 0    | 0    | 0    | CL = 3                                     |
|          | 12 ns                                                                                    | 1    | 1    | 0    | 0    | 0    | 0    | 0    | 0    |                                            |
| 10       | Access time from clock<br>8 ns                                                           | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | CL = 3                                     |
|          | 9.5 ns                                                                                   | 1    | 0    | 0    | 1    | 0    | 1    | 0    | 1    |                                            |
| 11       | SDRAM DIMM configuration type                                                            | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | None                                       |
| 12       | Refresh rate/type                                                                        | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | Normal<br>(15.625 $\mu$ s)<br>Self refresh |
| 13       | SDRAM module attributes                                                                  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |                                            |
| 14       | SDRAM device attributes: General                                                         | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 0    |                                            |
| 15       | SDRAM device attributes:<br>minimum clock delay, back-to-back<br>random column addresses | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1                                          |
| 16       | SDRAM device attributes:<br>Burst lengths supported                                      | 1    | 0    | 0    | 0    | 1    | 1    | 1    | 1    | 1, 2, 4, 8,<br>full page                   |
| 17       | SDRAM device attributes: number of<br>banks on SDRAM device                              | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 2                                          |
| 18       | SDRAM device attributes:<br>$\overline{\text{CAS}}$ latency                              | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 0    | 2, 3                                       |
| 19       | SDRAM device attributes:<br>$\overline{\text{CS}}$ latency                               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0                                          |
| 20       | SDRAM device attributes:<br>$\overline{\text{WE}}$ latency                               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0                                          |

Note: 0: Serial data, "driven Low"  
1: Serial data, "driven High"  
Serial-PD Data is not protected.



## Command Operation, Mode Resistor Configuration and Operation

Refer to the HM5216405 Series data sheet.

### Absolute Maximum Ratings

| Parameter                               | Symbol    | Value        | Unit |
|-----------------------------------------|-----------|--------------|------|
| Voltage on any pin relative to $V_{SS}$ | $V_T$     | −0.5 to +4.6 | V    |
| Supply voltage relative to $V_{SS}$     | $V_{DD}$  | −0.5 to +4.6 | V    |
| Short circuit output current            | $I_{out}$ | 50           | mA   |
| Power dissipation                       | $P_T$     | 16           | W    |
| Operating temperature                   | $T_{opr}$ | 0 to +65     | °C   |
| Storage temperature                     | $T_{stg}$ | −55 to +125  | °C   |

### Recommended DC Operating Conditions ( $T_a = 0$ to +65°C)

| Parameter          | Symbol   | Min  | Typ | Max | Unit | Notes |
|--------------------|----------|------|-----|-----|------|-------|
| Supply voltage     | $V_{DD}$ | 3.0  | 3.3 | 3.6 | V    | 1     |
|                    | $V_{SS}$ | 0    | 0   | 0   | V    |       |
| Input high voltage | $V_{IH}$ | 2.0  | —   | 4.6 | V    | 1, 2  |
| Input low voltage  | $V_{IL}$ | −0.3 | —   | 0.8 | V    | 1, 3  |

Notes: 1. All voltage referred to  $V_{SS}$   
2.  $V_{IH}$  (max) = 5.5 V for pulse width  $\leq 5$  ns  
3.  $V_{IL}$  (min) = −1.0 V for pulse width  $\leq 5$  ns

DC Characteristics (Ta = 0 to +65°C, VDD = 3.3 V ± 0.3 V, VSS = 0 V)

| HB526R864ESN                            |        |          |      |     |      |      |                                                      |         |
|-----------------------------------------|--------|----------|------|-----|------|------|------------------------------------------------------|---------|
| Parameter                               | Symbol | -10H/-10 |      | -12 |      | Unit | Test conditions                                      | Notes   |
|                                         |        | Min      | Max  | Min | Max  |      |                                                      |         |
| Operating current                       | ICC1   | —        | 2320 | —   | 2000 | mA   | Burst length = 1<br>tRC = min                        | 1, 2, 4 |
| Standby current<br>(Bank Disable)       | ICC2   | —        | 96   | —   | 96   | mA   | CKE = VIL,<br>tCK = min                              | 5       |
|                                         |        | —        | 64   | —   | 64   | mA   | CKE = VIL<br>CLK = VIL or VIH Fixed                  | 6       |
|                                         |        | —        | 1280 | —   | 1120 | mA   | CKE = VIH,<br>NOP command<br>tCK = min               | 3       |
| Active standby current<br>(Bank active) | ICC3   | —        | 224  | —   | 224  | mA   | CKE = VIL,<br>tCK = min, I/O = High-Z                | 1, 2    |
|                                         |        | —        | 1440 | —   | 1280 | mA   | CKE = VIH,<br>NOP command<br>tCK = min, I/O = High-Z | 1, 2, 3 |
| Burst operating current<br>(CL = 2)     | ICC4   | —        | 2320 | —   | 2000 | mA   | tCK = min, BL = 4                                    | 1, 2, 4 |
|                                         |        | —        | 3120 | —   | 2640 | mA   |                                                      |         |
| Auto refresh current                    | ICC5   | —        | 2080 | —   | 1760 | mA   | tRC = min                                            |         |
| Self refresh current                    | ICC6   | —        | 64   | —   | 64   | mA   | VIH ≥ VDD − 0.2 V<br>0 V ≤ VIL ≤ 0.2 V               | 7       |
| Input leakage current                   | ILI    | −10      | 10   | −10 | 10   | μA   | 0 ≤ Vin ≤ VDD                                        |         |
| Output leakage current                  | ILO    | −10      | 10   | −10 | 10   | μA   | 0 ≤ Vout ≤ VDD<br>I/O = disable                      |         |
| Output high voltage                     | VOH    | 2.4      | VDD  | 2.4 | VDD  | V    | I OH = −2 mA                                         |         |
| Output low voltage                      | VOL    | 0        | 0.4  | 0   | 0.4  | V    | I OL = 2 mA                                          |         |

- Notes:
1. ICC depends on output load condition when the device is selected. ICC (max) is specified at the output open condition.
  2. One bank operation.
  3. Input signal transition is once per two CLK cycles.
  4. Input signal transition is once per one CLK cycle.
  5. After power down mode, CLK operating current.
  6. After power down mode, no CLK operating current.
  7. After self refresh mode set, self refresh current.



**Capacitance** ( $T_a = +25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V} \pm 0.3\text{ V}$ )

| Parameter                                                                                                                  | Symbol     | Typ | Max | Unit | Notes   |
|----------------------------------------------------------------------------------------------------------------------------|------------|-----|-----|------|---------|
| Input capacitance (Address)                                                                                                | $C_{I1}$   | —   | 180 | pF   | 1, 3    |
| Input capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{CKE}}$ ) | $C_{I2}$   | —   | 180 | pF   | 1, 3    |
| Input capacitance ( $\overline{\text{CS}}$ )                                                                               | $C_{I3}$   | —   | 60  | pF   | 1, 3    |
| Input capacitance (CLK)                                                                                                    | $C_{I4}$   | —   | 60  | pF   | 1, 3    |
| Input capacitance (DQM)                                                                                                    | $C_{I5}$   | —   | 40  | pF   | 1, 3    |
| Input/output capacitance (DQ0 to DQ63)                                                                                     | $C_{I/O1}$ | —   | 27  | pF   | 1, 2, 3 |

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\text{DQMB} = V_{IH}$  to disable Dout.

3. This parameter is sampled and not 100% tested.

**AC Characteristics** ( $T_a = 0$  to  $+65^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

|                                            |                   | HB526R864ESN |     |     |     |      |         |
|--------------------------------------------|-------------------|--------------|-----|-----|-----|------|---------|
|                                            |                   | -10H/-10     |     | -12 |     |      |         |
| Parameter                                  | Symbol            | Min          | Max | Min | Max | Unit | Notes   |
| System clock cycle time<br>(CL = 2)        | t <sub>CK</sub>   | 15           | —   | 18  | —   | ns   | 1       |
| (CL = 3)                                   | t <sub>CK</sub>   | 10           | —   | 12  | —   |      |         |
| CLK high pulse width                       | t <sub>CKH</sub>  | 3            | —   | 4   | —   | ns   | 1       |
| CLK low pulse width                        | t <sub>CKL</sub>  | 3            | —   | 4   | —   | ns   | 1       |
| Access time from CLK<br>(CL = 2) (-10H)    | t <sub>AC</sub>   | —            | 9.0 | —   | 12  |      | 1, 2    |
| (CL = 2) (-10)                             | t <sub>AC</sub>   | —            | 9.5 | —   | 12  | ns   |         |
| (CL = 3)                                   | t <sub>AC</sub>   | —            | 8   | —   | 9.5 |      |         |
| Data-out hold time                         | t <sub>OH</sub>   | 3            | —   | 3   | —   | ns   | 1, 2    |
| CLK to Data-out low impedance              | t <sub>LZ</sub>   | 0            | —   | 0   | —   | ns   | 1, 2, 3 |
| CLK to Data-out high impedance (CL = 2, 3) | t <sub>HZ</sub>   | —            | 7   | —   | 9   | ns   | 1, 4    |
| Data-in setup time                         | t <sub>DS</sub>   | 2            | —   | 3   | —   | ns   | 1       |
| Data in hold time                          | t <sub>DH</sub>   | 1            | —   | 1   | —   | ns   | 1       |
| Address setup time                         | t <sub>AS</sub>   | 2            | —   | 3   | —   | ns   | 1       |
| Address hold time                          | t <sub>AH</sub>   | 1            | —   | 1   | —   | ns   | 1       |
| CKE setup time                             | t <sub>CES</sub>  | 2            | —   | 3   | —   | ns   | 1, 5    |
| CKE setup time for power down exit         | t <sub>CESP</sub> | 2            | —   | 3   | —   | ns   | 1       |
| CKE hold time                              | t <sub>CEH</sub>  | 1            | —   | 1   | —   | ns   | 1       |


AC Characteristics (Ta = 0 to 65°C, VDD = 3.3 V ± 0.3 V, VSS = 0 V) (cont)

|                                              |        | HB526R864ESN |        |     |        |      |       |
|----------------------------------------------|--------|--------------|--------|-----|--------|------|-------|
|                                              |        | -10H/-10     |        | -12 |        |      |       |
| Parameter                                    | Symbol | Min          | Max    | Min | Max    | Unit | Notes |
| Command setup time                           | tCS    | 2            | —      | 3   | —      | ns   | 1     |
| Command hold time                            | tCH    | 1            | —      | 1   | —      | ns   | 1     |
| Ref/Active to Ref/Active command period      | tRC    | 90           | —      | 108 | —      | ns   |       |
| Active to precharge command period           | tRAS   | 60           | 120000 | 72  | 120000 | ns   | 1     |
| Active to precharge on full page mode        | tRASC  | —            | 120000 | —   | 120000 | ns   | 1     |
| Active command to column command (same bank) | tRCD   | 30           | —      | 36  | —      | ns   | 1     |
| Precharge to active command period           | tRP    | 30           | —      | 36  | —      | ns   | 1     |
| The last data-in to precharge lead time      | tRWL   | 15           | —      | 18  | —      | ns   | 1     |
| Active (a) to Active (b) command period      | tRRD   | 20           | —      | 24  | —      | ns   | 1     |
| Transition time (rise to fall)               | tT     | 1            | 5      | 1   | 5      | ns   |       |
| Refresh period                               | tREF   | —            | 64     | —   | 64     | ms   |       |

Notes: 1. AC measurement assumes  $t_r = 1$  ns. Reference level for timing of input signals is 1.40 V.  
2. Access time is measured at 1.40 V. Load condition is  $C_L = 50$  pF with current source.  
3.  $t_{LZ}$  (max) defines the time at which the outputs achieves the low impedance state.  
4.  $t_{HZ}$  (max) defines the time at which the outputs achieves the high impedance state.  
5.  $t_{CES}$  defines CKE setup time to CKE rising edge except power down exit command.

Test Conditions

- Input and output timing reference levels: 1.4 V
- Input waveform and output load: See following figures



## Relationship Between Frequency and Minimum Latency

|                                                                |                   | HB526R864ESN |    |    |     |    |    |                                              |
|----------------------------------------------------------------|-------------------|--------------|----|----|-----|----|----|----------------------------------------------|
| Parameter                                                      |                   | -10H/-10     |    |    | -12 |    |    |                                              |
| Frequency (MHz)                                                |                   | 100          | 66 | 33 | 83  | 55 | 28 |                                              |
| t <sub>CK</sub> (ns)                                           | Symbol            | 10           | 15 | 30 | 12  | 18 | 36 | Notes                                        |
| Active command to column command (same bank)                   | t <sub>RCD</sub>  | 3            | 2  | 1  | 3   | 2  | 1  | 1                                            |
| Active command to active command (same bank)                   | t <sub>RC</sub>   | 9            | 6  | 3  | 9   | 6  | 3  | = [t <sub>RAS</sub> + t <sub>RP</sub> ]<br>1 |
| Active command to precharge command (same bank)                | t <sub>RAS</sub>  | 6            | 4  | 2  | 6   | 4  | 2  |                                              |
| Precharge command to active command (same bank)                | t <sub>RP</sub>   | 3            | 2  | 1  | 3   | 2  | 1  | 1                                            |
| Write recovery or data-in to precharge command (same bank)     | t <sub>DPL</sub>  | 2            | 1  | 1  | 2   | 1  | 1  | 1                                            |
| Active command to active command (different bank)              | t <sub>RRD</sub>  | 2            | 2  | 1  | 2   | 2  | 1  | 1                                            |
| Self refresh exit time                                         | I <sub>SREX</sub> | 2            | 2  | 2  | 2   | 2  | 2  | 2                                            |
| Last data in to active command (Auto precharge, same bank)     | I <sub>APW</sub>  | 5            | 3  | 2  | 5   | 3  | 2  | = [t <sub>DPL</sub> + t <sub>RP</sub> ]      |
| Self refresh exit to command input                             | I <sub>SEC</sub>  | 9            | 6  | 3  | 9   | 6  | 3  | = [t <sub>RC</sub> ]                         |
| Precharge command to high impedance (CAS latency = 3)          | I <sub>HZP</sub>  | 3            | 3  | 3  | 3   | 3  | 3  |                                              |
| (CAS latency = 2)                                              | I <sub>HZP</sub>  | —            | 2  | 2  | —   | 2  | 2  |                                              |
| Last data out to active command (auto precharge) (same bank)   | I <sub>APR</sub>  | 1            | 1  | 1  | 1   | 1  | 1  |                                              |
| Last data out to precharge (early precharge) (CAS latency = 3) | I <sub>EP</sub>   | −2           | −2 | −2 | −2  | −2 | −2 |                                              |
| (CAS latency = 2)                                              | I <sub>EP</sub>   | —            | −1 | −1 | —   | −1 | −1 |                                              |
| Column command to column command                               | I <sub>CCD</sub>  | 1            | 1  | 1  | 1   | 1  | 1  |                                              |
| Write command to data in latency                               | I <sub>WCD</sub>  | 0            | 0  | 0  | 0   | 0  | 0  |                                              |
| DQM to data in                                                 | I <sub>DID</sub>  | 0            | 0  | 0  | 0   | 0  | 0  |                                              |
| DQM to data out                                                | I <sub>DOD</sub>  | 2            | 2  | 2  | 2   | 2  | 2  |                                              |
| CKE to CKE disable                                             | I <sub>CLE</sub>  | 1            | 1  | 1  | 1   | 1  | 1  |                                              |


Relationship Between Frequency and Minimum Latency (cont)

|                                                                                |                  | HB526R864ESN |    |    |     |    |    |       |
|--------------------------------------------------------------------------------|------------------|--------------|----|----|-----|----|----|-------|
| Parameter                                                                      |                  | -10H/-10     |    |    | -12 |    |    |       |
| Frequency (MHz)                                                                |                  | 100          | 66 | 33 | 83  | 55 | 28 |       |
| t <sub>CK</sub> (ns)                                                           | Symbol           | 10           | 15 | 30 | 12  | 18 | 36 | Notes |
| Register set to active command                                                 | t <sub>RSA</sub> | 1            | 1  | 1  | 1   | 1  | 1  |       |
| $\overline{\text{CS}}$ to command disable                                      | I <sub>CDD</sub> | 0            | 0  | 0  | 0   | 0  | 0  |       |
| Power down exit to command input                                               | I <sub>PEC</sub> | 1            | 1  | 1  | 1   | 1  | 1  |       |
| Burst stop to output valid data hold<br>( $\overline{\text{CAS}}$ latency = 3) | I <sub>BSR</sub> | 2            | 2  | 2  | 2   | 2  | 2  |       |
| ( $\overline{\text{CAS}}$ latency = 2)                                         | I <sub>BSR</sub> | —            | 1  | 1  | —   | 1  | 1  |       |
| Burst stop to output high impedance<br>( $\overline{\text{CAS}}$ latency = 3)  | I <sub>BSH</sub> | 3            | 3  | 3  | 3   | 3  | 3  |       |
| ( $\overline{\text{CAS}}$ latency = 2)                                         | I <sub>BSH</sub> | —            | 2  | 2  | —   | 2  | 2  |       |
| Burst stop to write data ignore                                                | I <sub>BSW</sub> | 0            | 0  | 0  | 0   | 0  | 0  |       |


- Notes: 1. t<sub>RCD</sub> to t<sub>RRD</sub> are recommended value.
2. When self refresh exit is executed, CKE should be kept “H” longer than I<sub>SREX</sub> from exit cycle.

Timing Waveforms


Read Cycle




Write Cycle



Mode Register Set Cycle




Read Cycle/Write Cycle







Read/Single Write Cycle




Read/Burst Write Cycle




Full Page Read/Write Cycle




Auto Refresh Cycle




Self Refresh Cycle




Clock Suspend Mode



Power Down Mode




Power Up Sequence



Physical Outline

Unit: mm / inch



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

# HITACHI

**Hitachi, Ltd.**

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan  
Tel: Tokyo (03) 3270-2111  
Fax: (03) 3270-5109

**For further information write to:**

Hitachi America, Ltd.  
Semiconductor & IC Div.  
2000 Sierra Point Parkway  
Brisbane, CA. 94005-1835  
U S A  
Tel: 415-589-8300  
Fax: 415-583-4207

Hitachi Europe GmbH  
Electronic Components Group  
Continental Europe  
Dornacher Straße 3  
D-85622 Feldkirchen  
München  
Tel: 089-9 91 80-0  
Fax: 089-9 29 30 00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel: 0628-585000  
Fax: 0628-778322

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 0104  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon  
Hong Kong  
Tel: 27359218  
Fax: 27306071



**Revision Record**

| Rev. | Date          | Contents of Modification                                                                                                                                                                                                                                                      | Drawn by  | Approved by |
|------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|-------------|
| 1.0  | Oct. 8, 1996  | Initial issue                                                                                                                                                                                                                                                                 | T. Sugano | K. Inoue    |
| 1.1  | Feb. 20, 1997 | Addition of HB526R864ESN-10H Series<br><br>Correct error<br>The type number of SDRAM in Block diagram<br>: HM5216805 to HM5216405<br><br>AC Characteristics<br>Addition of $t_{AC}$ (CL = 2) (HB526R864ESN-10H)<br>max: 9.0/12 ns<br>Change of symbol: $t_{RWL}$ to $t_{DPL}$ |           |             |

---