



# 64-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT

**IDT49C465**  
**IDT49C465A**

## FEATURES:

- 32-bit wide Flow-thruEDC™ unit, cascadable to 64 bits
- Single-chip 64-bit Generate Mode
- Separate system and memory buses
- On-chip pipeline latch with external control
- Supports bidirectional and common I/O memories
- Corrects all single-bit errors
- Detects all double-bit errors and some multiple bit errors
- Error Detection Time — 12ns
- Error Correction Time — 14ns
- On chip diagnostic registers
- Parity generation and checking on system data bus
- Low power CMOS — 100mA typical at 20MHz
- 144-pin PGA and PQFP packages


## DESCRIPTION:

The IDT49C465/A is a 32-bit, two-data bus, Flow-thruEDC unit. The chip provides single-error correction and two and three bit error detection of both hard and soft memory errors. It can be expanded to 64-bit widths by cascading two units, without the need for additional external logic. The Flow-thruEDC has been optimized for speed and simplicity of control.


The EDC unit has been designed for use in either of two configurations in an error correcting memory system. The bidirectional configuration is most appropriate for systems using bidirectional memory buses. A second system configuration utilizes external octal buffers, and is well-suited for systems using memory with separate I/O buses.

The IDT49C465/A supports partial word writes, pipelining, and error diagnostics. It also provides parity protection for data on the system side.

## SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



PQFP  
 TOP VIEW


PIN CONFIGURATION

15	Vcc	SD2	PCBI6	PCBI5	PCBI3	CODE ID 1	CODE ID 2	MODE 1	$\overline{\text{MERR}}$	$\overline{\text{ERR}}$	SYO5	SYO3	SYO1	MD1	Vcc
14	SD6	SD4	SD1	PCBI7	PCBI4	PCBI1	PCBI0	MODE 0	SYO6	SYO4	SYO2	MD0	MD2	Vcc	MD5
13	SD9	SD5	BE0	SD3	SD0	PCBI2	GND	GND	SYO7	GND	SYO0	Vcc	MD3	MD6	MD9
12	SD11	SD7	Vcc	G144-2									MD4	MD8	GND
11	SD12	SD10	SD8										MD7	MD10	MD11
10	SD15	BE1	GND										MD12	MD13	MD15
9	SLE	SD13	SD14										$\overline{\text{MOE}}$	MD14	MLE
8	$\overline{\text{SOE}}$	$\overline{\text{PLE}}$	GND										GND	MD17	MD16
7	SD17	SD19	SD16										MD20	MD21	MD18
6	SD18	BE2	SD20										GND	MD23	MD19
5	SD21	SD22	SD25										MD27	MD25	MD22
4	GND	SD24	BE3	NC*	Vcc	MD28	MD24								
3	SD23	SD26	SD28	Vcc	CB00	$\overline{\text{CBOE}}$	CB07	GND	GND	$\overline{\text{SCLK EN}}$	GND	CB16	CB17	MD30	MD26
2	SD27	Vcc	SD29	SD31	CB02	CB04	CB06	P3	MODE 2	SYN-CLK	CB10	CB13	CB14	MD31	MD29
1	Vcc	SD30	CB01	CB03	CB05	PSEL	$\overline{\text{PERR}}$	P2	P1	P0	$\overline{\text{CLEAR}}$	CB11	CB12	CB15	Vcc
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R

\* = Tied to Vcc internally

PGA (CAVITY UP)  
TOP VIEW

DETAILED FUNCTIONAL BLOCK DIAGRAM



## SYSTEM CONFIGURATIONS

The IDT49C465 EDC unit can be used in various configurations in an EDC system. The basic configurations are shown below.

Figure 1 illustrates a bidirectional configuration, which is most appropriate for systems using bidirectional memory buses. It is the simplest configuration to understand and use. During a correction cycle, the corrected data word can be simultaneously output on both the system bus and memory bus. During partial-word-write operations, the new bytes are internally combined with the corrected old bytes for checkbit




Figure 1. Common I/O Configuration

generation and writing to memory.

Figure 2 illustrates a separate I/O configuration. This is appropriate for systems using separate I/O memory buses. This configuration allows separate input and output memory buses to be used. Corrected data is output on the SD outputs for the system and for re-write to




Figure 2. Separate I/O Configuration

memory. Partial word-write bytes are combined externally for writing and checkbit generation.

Figure 3 illustrates a third configuration which uses external buffers and is also well-suited for systems using memory with separate I/O




Figure 3. Bypassed Separate I/O Configuration

buses. Since data from memory does not need to pass through the part on every cycle, the EDC system may operate in "bus-watch" mode. As in the separate I/O configuration, corrected data is output on the SD outputs.

Figure 4 illustrates the single-chip generate-only mode for the very fast 64-bit checkbit generation in systems that use separate checkbit-generate and detect-correct units. If this is not desired, 64-checkbit generation and correction can be done with just two EDC units. 64-bit correction is also straightforward, fast, and requires no extra hardware for the expansion.




Figure 4. Separate generate/Correction Units with 64-Bit Checkbit Generation

## FUNCTIONAL DESCRIPTION

The error detection/correction codes consist of a modified Hamming code; it is identical to that used in the IDT49C460.

### 32-BIT MODE (CODE ID 1,0 = 00)




Figure 5. 32-Bit Mode

### 64-BIT MODE (CODE ID 1,0 = 10 & 11)

The expansion bus topology is shown in Figure 6. This topology allows the syndrome bits used by the correction logic to be generated simultaneously in both parts used in the expansion. During a 64-bit

detection or correction operation, "Partial-Checkbit" data and "Partial-Syndrome" data is simultaneously exchanged between the two EDC units in opposite directions on dedicated expansion buses. This results in very short 64-bit detection and correction times.




Figure 6. 64-Bit Mode — 2 Cascaded IDT49C465 Devices

### 64-BIT GENERATE-ONLY MODE (CODE ID 1,0 = 01)

If the identity pins CODE ID 1,0 = 01, a single EDC is placed in the 64-bit "Generate-only" mode. In this mode, the lower 32 bits of the 64-bit data word enter the device on the MD0-31 inputs and the upper 32 bits

of the 64-bit data word enter the device on the SD0-31 inputs. This provides the device with the full 64-bit word from memory. The resultant generated checkbits are output on the CBO0-7 outputs. The generate time is less than that resulting from using a two-chip cascade.




Figure 7. 64-Bit "Generate Only" Mode (Single Chip)

## PIN DESCRIPTIONS

Symbol	I/O	Name and Function
<b>I/O Buses and Controls</b>		
SD0-7 SD8-15 SD16-23 SD24-31	I/O	<p><b>System Data Bus:</b> Data from the MD0-31 appears at these pins corrected if MODE 2-0 = x11, or uncorrected in the other modes. The BEn inputs must be HIGH and the <math>\overline{SOE}</math> pin must be LOW to enable the SD output buffers during a read cycle. (Also, see diagnostic section.)</p> <p><b>Separate I/O Memory Systems:</b> In a write or partial-write cycle, the byte not-to-be-modified is output on SDn to n+7 for rewriting to memory, if BEn is HIGH and <math>\overline{SOE}</math> is LOW. The new bytes to be written to memory are input on the SDn pins, for writing checkbits to memory, if BEn is LOW.</p> <p><b>Separate I/O Memory Systems:</b> In a write or partial-write cycle, the byte not-to-be-modified is re-directed to the MS I/O pins, if BEn is HIGH, for checkbit generation and rewriting to memory by the MS I/O pins. <math>\overline{SOE}</math> must be HIGH to avoid enabling the outputs drivers to the system bus in this mode. The new bytes to be written are input on the SDn pins for checkbit generation and writing to memory. BEn must be LOW to direct input data from the System Data bus to the MD I/O pins for checkbit generation and writing to the checkbit memory.</p>
SLE	I	<b>System Latch Enable:</b> SLE is an input used to latch data at the SD inputs. the latch is transparent when SLE is HIGH: the data is latched when SLE is LOW.
$\overline{PLE}$	I	<b>Pipeline Latch Enable:</b> $\overline{PLE}$ is an input which controls a pipeline latch, which controls data to be output on the SD bus and the MD bus during byte merges. Use of this latch is optional. The latch is transparent when $\overline{PLE}$ is LOW: the data is latched when $\overline{PLE}$ is HIGH.
$\overline{SOE}$	I	<b>System Output Enable:</b> When LOW, enables System output drivers and Parity outputs drivers if corresponding Byte Enable inputs are HIGH.
BE0-3	I	<p><b>Byte Enables:</b> In systems using separate I/O memory buses, BEn is used to enable the SD and Parity outputs for byte n. The BEn pins also control the "Byte mux". When BEn is HIGH, the corrected or uncorrected data from the Memory Data latch is directed to the MD I/O pins and used for the checkbit generation for byte n. This is used in partial-word-write operations or during correction cycles. When BEn is LOW, the data from the System Data latch is directed to the MD I/O pins and used for the checkbit generation for byte n.</p> <p style="text-align: center;">BE0 controls SD0-7                      BE0 controls SD16-23 BE1 controls SD8-15                      BE1 controls SD24-31</p>
MD0-31	I/O	<b>Memory Data Bus:</b> These I/O pins accept a 32-bit data word from main memory for error detection and/or correction. They also output corrected old data or new data to be written to main memory when the EDC unit is used in a bidirectional configuration.
MLE	I	<b>Memory Latch Enable:</b> MLE is used to latch data from the MD inputs and checkbits from the CBI inputs. The latch is transparent when the MLE is HIGH: data is latched when MLE is LOW. When identified as the upper slice in a 64-bit cascade, the checkbit latch is bypassed.
$\overline{MOE}$	I	<b>Memory Output Enable:</b> $\overline{MOE}$ enables Memory Data Bus output drivers when LOW.
P0-3	I/O	<b>Parity I/O:</b> The parity I/O pins for Bytes 0 to 3. These pins output the parity of their respective bytes when that byte is being output on the SD bus. These pins also serve as parity inputs and are used in generating the parity ERRor ( $\overline{PERR}$ ) signal under certain conditions (see Byte Enable definition). The parity is odd or even depending on the state of the Parity SElect pin (PSEL).
PSEL	I	<b>Parity SElect:</b> If the Parity SElect pin is LOW, the parity is even. If the Parity SElect pin is HIGH, the parity is odd.
<b>Inputs</b>		
CB10-7	I	<p style="text-align: center;">CheckBits-In (00)                      CheckBits-In-1 (10)                      Partial-Syndrome-In (11)</p> <p>In a single EDC system or in the lower slice of a cascaded EDC system, these inputs accept the checkbits from the checkbit memory. In the upper slice in a cascaded EDC system, these inputs accept the "Partial-Syndrome" from the lower slice (Detect/Correct path).</p>
PCB10-7	I	<p style="text-align: center;">Partial-CheckBits-In (10)                      Partial-CheckBits-In (11)</p> <p>In a single EDC system, these inputs are unused but should not be allowed to float. In a cascaded EDC system, the "Partial-checkbits" used by the lower slice are accepted by these inputs (Correction path only). In the upper slice of a cascaded EDC system, "Partial Checkbits" generated by the lower slice are accepted by these inputs (Generate path).</p>
CODE ID 1,0	I	<p><b>CODE IDentity:</b> Inputs with identify the slice position/ functional mode of the IDT49C465.</p> <p>(00) Single 32-bit EDC unit                      (10) Lower slice of a 64-bit cascade (01) 64-bit "Checkbit-generate-only" unit                      (11) Upper slice of a 64-bit cascade</p>





## OPERATING MODE CHARTS

### SLICE IDENTIFICATION

CODE ID 1	CODE ID 0	Slice Definition
0	0	32-bit Flow-Thru EDC
0	1	64-bit GENERATE Only EDC
1	0	64-bit EDC- Lower 32 bits (0-31)
1	1	64-bit EDC- Upper 32 bits (32-63)

### SLICE POSITION CONTROL

CODE ID	Slice Position/ Functional Operation	Checkbit Buses									
		SOE	SD Bus	MOE	MD Bus	PCBI Bus	CBI Bus	CBO Bus	SYO Bus	P Bus	PERR
1 0	Width =		32		32	8	8	8	8	4	1
0 0	Single 32-bit EDC unit Generate <sup>(1)</sup> Detect/Correct <sup>(2)</sup>	1 0	Sys. 0-31 Pipe. latch	0 1	Sys. Byte Mux MD 0-31	— —	— CBs in	CBs out —	— Syn. out	P in P out	active —
0 1	"64-bit Generate Only"	1	Sys. 32-63	1	Sys. 0-31	—	—	CBs out	—	—	—
1 0	Lower word, 64-bit bus Generate <sup>(1)</sup> Detect/Correct <sup>(2)</sup>	1 0	Sys. 0-31 Pipe. latch	0 1	MD 0-31 MD 0-31	— U-SYOout	— CBs in	PCBs out —	— Par.Synd	P in P out	active —
1 1	Upper word, 64-bit bus Generate <sup>(1)</sup> Detect/Correct <sup>(2)</sup>	1 0	Sys. 32-63 Pipe. latch	0 1	MD 32-63 MD 32-63	— L-CBOout	— L-SYOout	F.CBs out —	— Par.Cbits	P in P out	active —

**NOTES:**

1. Checkbits generated from the data in the SD Latch.
2. Corrected data residing in the Pipe Latch.


### FUNCTIONAL MODE CONTROL

MODE			Functional Mode of SD Bus	Checkbit Buses									
				SOE	SD Bus	MOE	MD Bus	PCBI Bus	CBI Bus	CBO Bus	SYO Bus	P Bus	PERR
2	1	0	Width =		32		32	8	8	8	8	4	1
x	1	1	"Normal" Generate Correct	1 0	CPU Data Pipe. latch	0 1	Pipe. Latch RAM Data	— —	— CB in	CB out —	— —	P in P out	active —
x	0	1	"Generate-Detect" Generate Correct	1 0	CPU Data Pipe. latch	0 1	Pipe. Latch RAM Data	— —	— CB in	CB out —	— —	P in P out	active —
0	0	0	"Error-Data-Output"	0	Err. D. latch	—	—	—	—	—	—	—	—
x	0	1	"Diagnostic-Output"	0	CBin latch PCBin bus Syn. register Err counter Er. type reg.	—	—	PCBI in	CB in	—	—	—	—
1	0	0	"Checkbit-Injection" Generate Inject Checkbits Correct	1 1 0	Sys. 32-63 Pipe. latch	0 0 1	Pipe. Latch Pipe. Latch RAM Data	— — —	— — CB in	CB out — —	— — —	P in — P out	active — —

PRIMARY DATA PATH vs. MEMORY CONFIGURATION


SEPARATE I/O MEMORIES

COMMON I/O MEMORIES



## PARTIAL-WORD-WRITE OPERATIONS

FOR COMMON I/O MEMORIES



In order to perform a partial-word-write operation, the complete word in question must be read from memory. This must be done in order to correct any error which may have occurred in the old word. Once the complete, corrected word is available, with all bytes verified, the new word may be assembled in the byte mux and the new checkbits generated.

The example shown above illustrates the case of combining three bytes from an old word with a new lower order byte to form a new word. The new word, along with the new checkbits, may now be written to memory.

In the separate I/O memory configuration, the situation is similar except that the new word is output on the SD Bus instead of the MD Bus (refer to previous page.)


### 32-BIT DATA WORD CONFIGURATION

A single IDT49C465 EDC unit, connected as shown below, provides all the logic needed for single-bit error correction, and double-bit error detection, of a 32-bit data field. The identification code (00) indicates seven checkbits are required. the CBI7 pin should be tied high.


The 39-bit data format for bytes of data and seven checkbits is indicated below.

Syndrome bits are generated by an exclusive-OR of the generated checkbits with the checkbits read from memory. For example,  $S_n$  is the XOR of checkbits from those read with those generated. During Data Correction, the syndrome bits are used to complement (correct) single-bit errors in the data bits.

### 32-BIT DATA FORMAT



### 32-BIT HARDWARE CONFIGURATION



### 64-BIT DATA WORD CONFIGURATION

Two IDT49C465 EDC units, connected as shown below, provide all the logic needed for single-bit error correction, and double-bit error detection, of a 64-bit data field. The "Slice Identification" table gives the CODE ID 1, 0 values needed for distinguishing the upper 32 bits from the lower 32 bits. Final generated Checkbits,  $\overline{ERR}$  and  $\overline{MERR}$  (indicates multiple errors) signals come from the upper slice, the IC with CODE ID 1, 0 = 11. Control signals not shown are connected to both units in parallel.

Data-In bits 0 through 31 are connected to the same numbered inputs of the EDC with CODE ID 1, 0 = 10 while Data-In bits 32 through 63 are connected to data inputs 0 to 31, respectively, for the EDC unit with CODE ID 1, 0 = 11.


The 72-bit data format of data and checkbits is indicated below.

Correction of single-bit errors in the 64-bit configuration requires a simultaneous exchange of partial checkbits and partial syndrome bits between the upper and lower units.


Syndrome bits are generated by an exclusive-OR of the generated checkbits with the checkbits read from memory. For example,  $S_n$  is the XOR of checkbits from those read with those generated. During Data Correction, the syndrome bits are used to complement (correct) single-bit errors in the data bits. For double or multiple-bit error detection, the data available as output by the Pipeline Latch is not defined.

Critical AC performance data is provided in the table "Key AC Calculations", which illustrates the delays that are critical to 64-bit cascaded performance. As indicated, a summation of propagation delays is required when cascading these units.

### 64-BIT DATA FORMAT



### 64-BIT HARDWARE CONFIGURATION



## DEFINITIONS OF TERMS

D <sub>0</sub> - D <sub>31</sub>	= System Data and/or Memory Data Inputs
CB <sub>10</sub> - CB <sub>17</sub>	= Checkbit Inputs
PCB <sub>10</sub> - PCB <sub>17</sub>	= Partial Checkbit Inputs
FS <sub>0</sub> - FS <sub>7</sub>	= Final Internal Syndrome Bits

## FUNCTIONAL EQUATIONS

The equations below describe the terms used in the IDT49C465 to determine the values of the partial checkbits, checkbits, partial syndromes, and final internal syndromes.

NOTE: All "⊕" symbols below represent the "EXCLUSIVE-OR" function

$$PA = D_0 \oplus D_1 \oplus D_2 \oplus D_4 \oplus D_6 \oplus D_8 \oplus D_{10} \oplus D_{12} \oplus D_{16} \oplus D_{17} \oplus D_{18} \oplus D_{20} \oplus D_{22} \oplus D_{24} \oplus D_{26} \oplus D_{28}$$

$$PB = D_0 \oplus D_3 \oplus D_4 \oplus D_7 \oplus D_9 \oplus D_{10} \oplus D_{13} \oplus D_{15} \oplus D_{16} \oplus D_{19} \oplus D_{20} \oplus D_{23} \oplus D_{25} \oplus D_{26} \oplus D_{29} \oplus D_{31}$$

$$PC = D_0 \oplus D_1 \oplus D_5 \oplus D_6 \oplus D_7 \oplus D_{11} \oplus D_{12} \oplus D_{13} \oplus D_{16} \oplus D_{17} \oplus D_{21} \oplus D_{22} \oplus D_{23} \oplus D_{27} \oplus D_{28} \oplus D_{29}$$

$$PD = D_2 \oplus D_3 \oplus D_4 \oplus D_5 \oplus D_6 \oplus D_7 \oplus D_{14} \oplus D_{15} \oplus D_{18} \oplus D_{19} \oplus D_{20} \oplus D_{21} \oplus D_{22} \oplus D_{23} \oplus D_{30} \oplus D_{31}$$

$$PE = D_8 \oplus D_9 \oplus D_{10} \oplus D_{11} \oplus D_{12} \oplus D_{13} \oplus D_{14} \oplus D_{15} \oplus D_{24} \oplus D_{25} \oplus D_{26} \oplus D_{27} \oplus D_{28} \oplus D_{29} \oplus D_{30} \oplus D_{31}$$

$$PF = D_0 \oplus D_1 \oplus D_2 \oplus D_3 \oplus D_4 \oplus D_5 \oplus D_6 \oplus D_7 \oplus D_{24} \oplus D_{25} \oplus D_{26} \oplus D_{27} \oplus D_{28} \oplus D_{29} \oplus D_{30} \oplus D_{31}$$

$$PG = D_8 \oplus D_9 \oplus D_{10} \oplus D_{11} \oplus D_{12} \oplus D_{13} \oplus D_{14} \oplus D_{15} \oplus D_{16} \oplus D_{17} \oplus D_{18} \oplus D_{19} \oplus D_{20} \oplus D_{21} \oplus D_{22} \oplus D_{23}$$

$$PH_0 = D_0 \oplus D_4 \oplus D_6 \oplus D_7 \oplus D_8 \oplus D_9 \oplus D_{11} \oplus D_{14} \oplus D_{17} \oplus D_{18} \oplus D_{19} \oplus D_{21} \oplus D_{26} \oplus D_{28} \oplus D_{29} \oplus D_{31}$$

$$PH_1 = D_1 \oplus D_2 \oplus D_3 \oplus D_5 \oplus D_8 \oplus D_9 \oplus D_{11} \oplus D_{14} \oplus D_{17} \oplus D_{18} \oplus D_{19} \oplus D_{21} \oplus D_{24} \oplus D_{25} \oplus D_{27} \oplus D_{30}$$

$$PH_2 = D_0 \oplus D_4 \oplus D_6 \oplus D_7 \oplus D_{10} \oplus D_{12} \oplus D_{13} \oplus D_{15} \oplus D_{16} \oplus D_{20} \oplus D_{22} \oplus D_{23} \oplus D_{26} \oplus D_{28} \oplus D_{29} \oplus D_{31}$$

## CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results.

1. All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
2. Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
3. Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board. Wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
4. To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, IDT recommends using the  $V_{IL} \leq 0V$  and  $V_{IH} \geq 3V$  for AC tests.

DETAILED DESCRIPTION —  
CHECKBIT AND SYNDROME  
GENERATION vs. CODE ID

LOGIC EQUATIONS FOR THE CBO OUTPUTS

Checkbit Generation	CODE ID 1,0		
	00	10	11
	Final Checkbits	Partial Checkbits	Final Checkbits
CBO <sub>0</sub>	PH <sub>0</sub>	PH <sub>1</sub>	PH <sub>2</sub> ⊕ PCBI <sub>0</sub>
CBO <sub>1</sub>	PA	PA	PA ⊕ PCBI <sub>1</sub>
CBO <sub>2</sub>	$\overline{PB}$	$\overline{PB}$	PB ⊕ PCBI <sub>2</sub>
CBO <sub>3</sub>	$\overline{PC}$	$\overline{PC}$	PC ⊕ PCBI <sub>3</sub>
CBO <sub>4</sub>	PD	PD	PD ⊕ PCBI <sub>4</sub>
CBO <sub>5</sub>	PE	PE	PE ⊕ PCBI <sub>5</sub>
CBO <sub>6</sub>	PF	PF	PF ⊕ PCBI <sub>6</sub>
CBO <sub>7</sub>	—	PF	PG ⊕ PCBI <sub>7</sub>

LOGIC EQUATIONS FOR THE SYO OUTPUTS

Checkbit Generation	CODE ID 1,0		
	00	10	11
	Final Syndrome	Partial Syndrome	Partial Checkbits
SYO <sub>0</sub>	PH <sub>0</sub> ⊕ CBI <sub>0</sub>	PH <sub>1</sub> ⊕ CBI <sub>0</sub>	PH <sub>2</sub>
SYO <sub>1</sub>	PA ⊕ CBI <sub>1</sub>	PA ⊕ CBI <sub>1</sub>	PA
SYO <sub>2</sub>	$\overline{PB}$ ⊕ CBI <sub>2</sub>	$\overline{PB}$ ⊕ CBI <sub>2</sub>	PB
SYO <sub>3</sub>	$\overline{PC}$ ⊕ CBI <sub>3</sub>	$\overline{PC}$ ⊕ CBI <sub>3</sub>	PC
SYO <sub>4</sub>	PD ⊕ CBI <sub>4</sub>	PD ⊕ CBI <sub>4</sub>	PD
SYO <sub>5</sub>	PE ⊕ CBI <sub>5</sub>	PE ⊕ CBI <sub>5</sub>	PE
SYO <sub>6</sub>	PF ⊕ CBI <sub>6</sub>	PF ⊕ CBI <sub>6</sub>	PF
SYO <sub>7</sub>	—	PF ⊕ CBI <sub>7</sub>	PG

LOGIC EQUATIONS FOR THE FINAL SYNDROME (FS<sub>n</sub>)

Checkbit Generation	CODE ID 1,0	
	00	10, 11
	Final Syndrome	Final Internal Syndrome
FS <sub>0</sub>	PH <sub>0</sub> ⊕ CBI <sub>0</sub>	PH <sub>1</sub> (L) ⊕ PH <sub>2</sub> (U) ⊕ CBI <sub>0</sub>
FS <sub>1</sub>	PA ⊕ CBI <sub>1</sub>	PA (L) ⊕ PA (U) ⊕ CBI <sub>1</sub>
FS <sub>2</sub>	$\overline{PB}$ ⊕ CBI <sub>2</sub>	$\overline{PB}$ (L) ⊕ PB (U) ⊕ CBI <sub>2</sub>
FS <sub>3</sub>	$\overline{PC}$ ⊕ CBI <sub>3</sub>	$\overline{PC}$ (L) ⊕ PC (U) ⊕ CBI <sub>3</sub>
FS <sub>4</sub>	PD ⊕ CBI <sub>4</sub>	PD (L) ⊕ PD (U) ⊕ CBI <sub>4</sub>
FS <sub>5</sub>	PE ⊕ CBI <sub>5</sub>	PE (L) ⊕ PE (U) ⊕ CBI <sub>5</sub>
FS <sub>6</sub>	PF ⊕ CBI <sub>6</sub>	PF (L) ⊕ PF (U) ⊕ CBI <sub>6</sub>
FS <sub>7</sub>	—	PF (L) ⊕ PG (U) ⊕ CBI <sub>7</sub>

32-BIT SYNDROME DECODE TO BIT-IN-ERROR <sup>(1)</sup>

HEX	S3	S2	S1	S0	HEX	0	1	2	3	4	5	6	7
					SYNDROME BITS	S6	S5	S4	0	1	2	3	4
0	0	0	0	0	*	C4	C5	T	C6	T	T	T	30
1	0	0	0	1	C0	T	T	14	T	M	M	T	
2	0	0	1	0	C1	T	T	M	T	2	24	T	
3	0	0	1	1	T	18	8	T	M	T	T	M	
4	0	1	0	0	C2	T	T	15	T	3	25	T	
5	0	1	0	1	T	19	9	T	M	T	T	31	
6	0	1	1	0	T	20	10	T	M	T	T	M	
7	0	1	1	1	M	T	T	M	T	4	26	T	
8	1	0	0	0	C3	T	T	M	T	5	27	T	
9	1	0	0	1	T	21	11	T	M	T	T	M	
A	1	0	1	0	T	22	12	T	1	T	T	M	
B	1	0	1	1	17	T	T	M	T	6	28	T	
C	1	1	0	0	T	23	13	T	M	T	T	M	
D	1	1	0	1	M	T	T	M	T	7	29	T	
E	1	1	1	0	16	T	T	M	T	M	M	T	
F	1	1	1	1	T	M	M	T	0	T	T	M	

NOTE:

- The table indicates the decoding of the seven syndrome bits to identify the bit-in-error for a single-bit error, or whether a double or triple-bit error was detected. The all-zero case indicates no error detected.

\* = No errors detected

# = The number of the single bit-in-error

T = Two errors detected

M = three or more errors detected

## DETAILED DESCRIPTION — 32-BIT CONFIGURATION

### 32-BIT MODIFIED HAMMING CODE - CHECKBIT ENCODING CHART <sup>(1)</sup>

Generated Checkbits	Parity	Participating Data Bits															
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CB0	Even (XOR)	X				X		X	X	X	X		X			X	
CB1	Even (XOR)	X	X	X		X		X		X		X		X			
CB2	Odd (XNOR)	X			X	X			X		X	X			X		X
CB3	Odd (XNOR)	X	X				X	X	X				X	X	X		
CB4	Even (XOR)			X	X	X	X	X	X							X	X
CB5	Even (XOR)									X	X	X	X	X	X	X	X
CB6	Even (XOR)	X	X	X	X	X	X	X	X								

Generated Checkbits	Parity	Participating Data Bits															
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
CB0	Even (XOR)		X	X	X		X					X		X	X		X
CB1	Even (XOR)	X	X	X		X		X		X		X		X			
CB2	Odd (XNOR)	X			X	X			X		X	X			X		X
CB3	Odd (XNOR)	X	X				X	X	X				X	X	X		
CB4	Even (XOR)			X	X	X	X	X	X							X	X
CB5	Even (XOR)									X	X	X	X	X	X	X	X
CB6	Even (XOR)									X	X	X	X	X	X	X	X

**NOTE:**

1. The table indicates the data bits participating in the checkbit generation. For example, checkbit C0 is the Exclusive-OR function of the 16 data input bits marked with an X.

## DETAILED DESCRIPTION — 64-BIT CONFIGURATION

### 64-BIT MODIFIED HAMMING CODE - CHECKBIT ENCODING CHART <sup>(1, 2)</sup>

Generated Checkbits	Parity	Participating Data Bits															
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CB0	Even (XOR)		X	X	X		X			X	X		X			X	
CB1	Even (XOR)	X	X	X		X		X		X		X		X			
CB2	Odd (XNOR)	X			X	X			X		X	X			X		X
CB3	Odd (XNOR)	X	X				X	X	X				X	X	X		
CB4	Even (XOR)			X	X	X	X	X	X							X	X
CB5	Even (XOR)									X	X	X	X	X	X	X	X
CB6	Even (XOR)	X	X	X	X	X	X	X	X								
CB7	Even (XOR)	X	X	X	X	X	X	X	X								

Generated Checkbits	Parity	Participating Data Bits															
		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
CB0	Even (XOR)		X	X	X		X			X	X		X			X	
CB1	Even (XOR)	X	X	X		X		X		X		X		X			
CB2	Odd (XNOR)	X			X	X			X		X	X			X		X
CB3	Odd (XNOR)	X	X				X	X	X				X	X	X		
CB4	Even (XOR)			X	X	X	X	X	X							X	X
CB5	Even (XOR)									X	X	X	X	X	X	X	X
CB6	Even (XOR)									X	X	X	X	X	X	X	X
CB7	Even (XOR)									X	X	X	X	X	X	X	X

Generated Checkbits	Parity	Participating Data Bits															
		32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
CB0	Even (XOR)	X				X		X	X			X		X	X		X
CB1	Even (XOR)	X	X	X		X		X		X		X		X			
CB2	Odd (XNOR)	X			X	X			X		X	X			X		X
CB3	Odd (XNOR)	X	X				X	X	X				X	X	X		
CB4	Even (XOR)			X	X	X	X	X	X							X	X
CB5	Even (XOR)									X	X	X	X	X	X	X	X
CB6	Even (XOR)	X	X	X	X	X	X	X	X								
CB7	Even (XOR)									X	X	X	X	X	X	X	X

Generated Checkbits	Parity	Participating Data Bits															
		48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
CB0	Even (XOR)	X				X		X	X			X		X	X		X
CB1	Even (XOR)	X	X	X		X		X		X		X		X			
CB2	Odd (XNOR)	X			X	X			X		X	X			X		X
CB3	Odd (XNOR)	X	X				X	X	X				X	X	X		
CB4	Even (XOR)			X	X	X	X	X	X							X	X
CB5	Even (XOR)									X	X	X	X	X	X	X	X
CB6	Even (XOR)									X	X	X	X	X	X	X	X
CB7	Even (XOR)	X	X	X	X	X	X	X	X								

**NOTES:**

1. The table indicates the data bits participating in the checkbit generation. For example, checkbit C0 is the Exclusive-OR function of the 64 data input bits marked with an X.
2. The checkbit is generated as either an XOR or an XNOR of the 64 data bits noted by an "X" in the table.

DETAILED DESCRIPTION — 64-BIT CONFIGURATION (cont.)

64-BIT SYNDROME DECODE TO BIT-IN-ERROR <sup>(1)</sup>

					HEX	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F				
Syndrome Bits					S7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1			
					S6	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	1	1	1	1	
					S5	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
					S4	0	1	0	0	0	1	0	0	1	0	1	0	1	0	1	0	1	0	1	0
HEX	S3	S2	S1	S0																					
0	0	0	0	0	*	C4	C5	T	C6	T	T	62	C7	T	T	46	T	M	M	T					
1	0	0	0	1	C0	T	T	14	T	M	M	T	T	M	M	T	M	T	T	T	30				
2	0	0	1	0	C1	T	T	M	T	34	56	T	T	50	40	T	M	T	T	T	M				
3	0	0	1	1	T	18	8	T	M	T	T	M	M	T	T	M	T	2	24	T					
4	0	1	0	0	C2	T	T	15	T	35	57	T	T	51	41	T	M	T	T	T	31				
5	0	1	0	1	T	19	9	T	M	T	T	63	M	T	T	47	T	3	25	T					
6	0	1	1	0	T	20	10	T	M	T	T	M	M	T	T	M	T	4	26	T					
7	0	1	1	1	M	T	T	M	T	36	58	T	T	52	42	T	M	T	T	T	M				
8	1	0	0	0	C3	T	T	M	T	37	59	T	T	53	43	T	M	T	T	T	M				
9	1	0	0	1	T	21	11	T	M	T	T	M	M	T	T	M	T	5	27	T					
A	1	0	1	0	T	22	12	T	33	T	T	M	49	T	T	M	T	6	28	T					
B	1	0	1	1	17	T	T	M	T	38	60	T	T	54	44	T	1	T	T	T	M				
C	1	1	0	0	T	23	13	T	M	T	T	M	M	T	T	M	T	7	29	T					
D	1	1	0	1	M	T	T	M	T	39	61	T	T	55	45	T	M	T	T	T	M				
E	1	1	1	0	16	T	T	M	T	M	M	T	T	M	M	T	0	T	T	T	M				
F	1	1	1	1	T	M	M	T	32	T	T	M	48	T	T	M	T	M	M	M	T				

NOTE:

1. The table indicates the decoding of the seven syndrome bits to identify the bit-in-error for a single-bit error, or whether a double or triple-bit error was detected. The all-zero case indicates no error detected.

\* = No errors detected

# = The number of the single bit-in-error

T = Two errors detected

M = three or more errors detected

KEY AC CALCULATIONS — 64-BIT CASCADED CONFIGURATION

Mode	64-Bit Propagation Delay		Total AC Delay for IDT49C465 in 64-bit Mode (L) = Lower slice (U) = Upper slice
	From	To	
Generate	SD Bus	Checkbits out	SD to CBO (L) + PCBI to CBO (U) t SC (L) + t PCC (U)
Detect	MD Bus	$\overline{\text{ERR}}$ for 64-bits	MD to SYO (L) + CBI to $\overline{\text{ERR}}$ (U) t MSY (L) + t CE (U)
	MD Bus	$\overline{\text{MERR}}$ for 64 bits	MD to SYO (L) + CBI to $\overline{\text{MERR}}$ t MSY (L) + t CME (U)
Correct <sup>(1)</sup>	MD BUS	Corrected Data Out	MD to SYO (L) + CBI to SD (U) t MSY (L) + t CS (U) (or) → MD to SYO (U) + PCBI to SD (L) t MSY (U) + t PCS (L)

NOTE:

1. (or) = Whichever is worse.

**ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Description	Com'l.	Unit
VCC	Power Supply Voltage	- 0.5 to +7	V
VTERM	Terminal Voltage with Respect to GND	- 0.5 to VCC +0.5	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	- 55 to +125	°C
TSTG	Storage Temperature	- 55 to +125	°C
IOUT	DC Output Current	30	mA

**NOTE:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**CAPACITANCE (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter(1)	Conditions	Pkg.	Typ.	Unit
CIN	Input Capacitance	VIN = 0V	PGA	10	pF
			PQFP	5	
COUT	Output Capacitance	VOUT = 0V	PGA	12	pF
			PQFP	7	

**NOTE:**

- This parameter is sampled and not 100% tested.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, VCC = 5V ± 5%

Symbol	Parameter	Test Conditions(1)		Min.	Typ.(2)	Max.	Unit
VIH	Input HIGH Level(4)	Guaranteed Logic HIGH	Normal Inputs	2	—	—	V
			Hysteresis Inputs	3	—	—	
VIL	Input LOW Level(4)	Guaranteed Logic LOW		—	—	0.8	V
IiH	Input HIGH Current	VCC = Max, VIN = VCC		—	—	5	µA
IiL	Input LOW Current	VCC = Max, VIN = GND		—	—	- 5	µA
IoZ	Off State (Hi-Z)	VCC = 3.6V	Vo = 0V	—	—	- 10	µA
			Vo = 3V	—	—	10	
Ios	Short Circuit Current	VCC = Max.(3)		- 20	—	- 150	mA
VOH	Output HIGH Voltage	VCC = Min. VIN = VIN or VIL	IoH = - 6mA	2.4	—	—	V
VOL	Output LOW Voltage	VCC = Min. VIN = VIN or VIL	IoL = 12mA	—	—	.5	V
VH	Hysteresis	CLEAR, MLE, PLE, SLE, SYNCLK, SCLKEN		—	200	—	mV
IccQ	Quiescent Power Supply Current CMOS Levels	VIN = VCC or GND, VCC = Max. All Inputs, Outputs Disabled		—	—	5	mA
IccQT	Quiescent Power Supply Current TTL Input Levels	VIN = 3.4V, VIL = 0V, VCC = Max. All Inputs, Outputs Disabled		—	—	1	mA/ Input
IccD1	Dynamic Power Supply Current f = 10MHz	fCP = 10MHz, 50% Duty Cycle VIH = VCC, VIL = GND, Read Mode, Outputs Disabled		—	—	100	mA
IccD2	Dynamic Power Supply Current f = 20MHz	fCP = 20MHz, 50% Duty Cycle VIH = VCC, VIL = GND, Read Mode, Outputs Disabled		—	—	200	mA

**NOTES:**

- For conditions shown as Min. or Max., use appropriate value specified above for the applicable device type.
- Typical values are at VCC = 5V, +25°C ambient temperature, and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short-circuit test should not exceed one second.
- These input levels provide zero noise immunity and should only be static tested in a noise-free environment.
- Total supply current is the sum of the Quiescent current and the dynamic current and is calculated as follows:  
 $I_{CC} = I_{CCQ} + I_{CCQT} (N_T \times D_T) + I_{CCD} (f_{OP})$   
 where: N<sub>T</sub> = Total # of quiescent TTL inputs  
 D<sub>T</sub> = AC Duty Cycle - % or time high (TTL)  
 f<sub>OP</sub> = Operating frequency

## AC PARAMETERS — 49C465A

### PROPAGATION DELAY TIMES <sup>(1,2)</sup>

Number	Parameter Name	From Input (edge)	To Output (edge)	32-bit System Standalone Slice	64-bit "Generate only" Slice	64-bit System		Unit	Refer to Timing Diagram Figure
				CODE ID = 00	CODE ID = 01	Lower Slice	Upper Slice		
				Max.	Max.	Max.	Max.		

#### GENERATE (WRITE) PARAMETERS

01	t <sub>BC</sub>	B <sub>EN</sub>	C <sub>BO</sub>	15	—	15	15	ns	—
02	t <sub>BM</sub>	B <sub>EN</sub>	M <sub>DOUT</sub>	15	—	15	15	ns	—
03	t <sub>MC</sub>	<b>M<sub>DIN</sub></b>	<b>C<sub>BO</sub></b>	—	<b>15</b>	—	—	ns	10
04	t <sub>PCC</sub>	<b>P<sub>CBI</sub></b>	<b>C<sub>BO</sub></b>	—	—	—	<b>12</b>	ns	7
05	t <sub>PPE</sub>	P <sub>XIN</sub>	$\overline{PERR}$	12	—	12	12	ns	—
06	t <sub>SC</sub>	<b>S<sub>DIN</sub></b>	<b>C<sub>BO</sub></b>	<b>14</b>	<b>14</b>	<b>14</b>	<b>14</b>	ns	7
07	t <sub>SM</sub>		M <sub>DOUT</sub>	12	—	12	12	ns	7
08	t <sub>SPE</sub>		$\overline{PERR}$	12	—	12	12	ns	—

#### DETECT (READ) PARAMETERS

09	t <sub>CE</sub>	<b>C<sub>BI</sub></b>	$\overline{ERR}$ Low	14	—	—	<b>12</b>	ns	8, 10
10	t <sub>CME</sub>		$\overline{MERR}$ Low	15	—	—	15	ns	8, 10
11	t <sub>CSY</sub>		S <sub>YO</sub>	12	—	12	—	ns	8, 10
12	t <sub>ME</sub>	<b>M<sub>DIN</sub></b>	$\overline{ERR}$	<b>12</b>	—	—	12	ns	8, 10
13	t <sub>MME</sub>		$\overline{MERR}$	16	—	—	16	ns	8, 10
14	t <sub>MSY</sub>		S <sub>YO</sub>	16	—	<b>12</b>	<b>12</b>	ns	8, 10

#### CORRECT (READ) PARAMETERS

15	t <sub>CS</sub>	<b>C<sub>BI</sub></b>	<b>S<sub>DOUT</sub></b>	16	—	—	<b>16</b>	ns	8, 11
16	t <sub>MP</sub>	<b>M<sub>DIN</sub></b>	P <sub>x</sub>	18	—	18	18	ns	8, 11
17	t <sub>MS</sub>		<b>S<sub>DOUT</sub></b>	<b>14</b>	—	—	—	ns	8, 11
18	t <sub>MSY</sub>		<b>S<sub>YO</sub></b>	16	—	<b>12</b>	<b>12</b>	ns	8, 11
19	t <sub>PCS</sub>	<b>P<sub>CBI</sub></b>	<b>S<sub>DOUT</sub></b>	—	—	<b>13</b>	—	ns	11

#### DIAGNOSTIC PARAMETERS

20	t <sub>CLR</sub>	CLEAR = Low	S <sub>DOUT</sub>	15	—	15	15	ns	15
21	t <sub>MIS</sub>	MODE ID	S <sub>DOUT</sub>	15	—	15	15	ns	15

#### NOTES:

- Where "edge" is not specified, both HIGH and LOW edges are implied.
- BOLD** indicates critical system parameters.

## AC PARAMETERS — 49C465A

### PROPAGATION DELAY TIMES FROM LATCH ENABLES

Number	Parameter Name	Parameter Description		Max.	Unit	Refer to Timing Diagram Figure
		From Input (edge)	To Output (edge)			
22	tMLC		CBO *	16	ns	13
23	tMLE		$\overline{\text{ERR}}$ *	13	ns	8, 10, 11
24	tMLME	MLE = HIGH	$\overline{\text{MERR}}$ *	16	ns	8
25	tMLP		Px *	18	ns	8, 11
26	tMLS		SDOUT *	18	ns	8, 10, 11
27	tMSY		SYO *	15	ns	8, 10
28	tPLS	$\overline{\text{PLE}}$ = LOW	SDOUT *	10	ns	8, 11
29	tPLP	$\overline{\text{PLE}}$ = LOW	Px *	13	ns	8, 11
30	tSLC	SLE = HIGH	CBO *	16	ns	7, 9
31	tSLM	SLE = HIGH	MDOUT *	12	ns	7, 9

**NOTE:**

\* = Both HIGH and LOW edges are implied.

### ENABLE AND DISABLE TIMES

Number	Parameter Name	Parameter Description		Min.	Max.	Unit	Refer to Timing Diagram Figure
		From Input (edge)	To Output (edge)				
32	tBESZx	BEN = HIGH	SDOUT *	2	13	ns	8, 10, 11
33	tBESxZ	LOW	Hi-Z	2	11	ns	
34	tBEPZx	BEN = HIGH	POUT *	2	13	ns	8, 11
35	tBEPxZ	LOW	Hi-Z	2	11	ns	
36	tCECZx	$\overline{\text{CBOE}}$ = LOW	CBO *	2	13	ns	7, 9
37	tCECxZ	HIGH	Hi-Z	2	11	ns	
38	tMEMZx	$\overline{\text{MOE}}$ = LOW	MDOUT *	2	13	ns	7, 9
39	tMEMxZ	HIGH	Hi-Z	2	11	ns	8, 10
40	tSESZx	$\overline{\text{SOE}}$ = LOW	SDOUT *	2	13	ns	8, 10
41	tSESxZ	HIGH	Hi-Z	2	11	ns	7, 9

**NOTE:**

\* = Delay to both edges.

SET-UP AND HOLD TIMES — 49C465A

Number	Parameter Name	Parameter Description		Min.	Unit	Refer to Timing Diagram Figure
		From Input (edge)	To Output (edge)			
42	tSSL	SDIN Set-up *	before SLE = LOW	3	ns	7, 9
43	tSSLH	SDIN Hold *	after SLE = LOW	3	ns	7, 9
44	tMML	MDIN Set-up *	before MLE = LOW	3	ns	8, 10, 11
45	tMMLH	MDIN Hold *	after MLE = LOW	3	ns	8, 10, 11
46	tCML	CBI Set-up *	before MLE = LOW	3	ns	8, 10, 11
47	tCMLH	CBI Hold *	after MLE = LOW	3	ns	8, 10, 11
48	tMPL	MDIN Set-up *	before $\overline{PLE}$ = HIGH	10	ns	—
49	tMPLH	MDIN Hold *	after $\overline{PLE}$ = HIGH	0	ns	—
50	tCPL	CBI Set-up *	before $\overline{PLE}$ = HIGH	10	ns	—
51	tCPLH	CBI Hold *	after $\overline{PLE}$ = HIGH	0	ns	—
52	tCPCL	PCBI Set-up *	before $\overline{PLE}$ = HIGH	10	ns	—
53	tCPCLH	PCBI Hold *	after $\overline{PLE}$ = HIGH	0	ns	—

DIAGNOSTIC SET-UP AND HOLD TIMES

54	tCSCS	CBI Set-up *		10	ns	15
55	tMSCS	MDIN Set-up *	before SYNCLK = HIGH	10	ns	15
56	tMLSCS	MLE Set-up = HIGH		10	ns	15
57	tSESCS	SCLKEN Set-up = LOW		3	ns	15
58	tSESCH	SCLKEN Hold = LOW	after SYNCLK = HIGH	3	ns	15

NOTE:

\* = Where "edge" is not specified, both HIGH and LOW edges are implied.

MINIMUM PULSE WIDTH

Number	Parameter name	Minimum Pulse Width		Min.	Unit	Refer to Timing Diagram Figure
		Input	Conditions			
59	tCLEAR	Min. $\overline{CLEAR}$ LOW time to clear diag. registers	Data = Valid	8	ns	14
60	tMLE	Min. MLE HIGH time to strobe new data	MD, CBI = Valid	5	ns	—
61	tPLE	Min. $\overline{PLE}$ HIGH time to strobe new data	SD = Valid	5	ns	—
62	tSLE	Min. SLE HIGH time to strobe new data	SD = Valid	5	ns	—
63	tSYNCLK	Min. SYNCLK HIGH time to clock in new data	SCKEN = LOW	5	ns	14

Input Rise Levels	GND to 3V
Input Rise/Fall Times	1V/ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 18

64-BIT LOWER SLICE APPLICATION EXCEPTION (49C465A)

Number	Parameter Name	Parameter Description				Typ.	Min.	Max.	Unit	Refer to Timing Diagram Figure
		From Input	(edge)	To Output	(edge)					
39(a)	tMEMxZ	MOE	HIGH	MDOUT	Hi-Z	—	—	11	ns	12
	tPCBI <sup>(1)</sup>	MOE	HIGH	PCBIN		23	—	—	ns	12
26(a)	tMLS	MLE	HIGH	SDOUT		—	28	—	ns	12

64-BIT UPPER SLICE APPLICATION EXCEPTION (49C465A)

Number	Parameter Name	Parameter Description				Min.	Max.	Unit	Refer to Timing Diagram Figure
		From Input	(edge)	To Output	(edge)				
39(a)	tMEMxZ	MOE	HIGH	MDOUT	Hi-Z	—	11	ns	13
44(a)	tMMLS	MDIN Set-up				5.5	—	ns	13
45(a)	tMMLH	MDIN Hold				5.5	—	ns	13
46(a) <sup>(2)</sup>	tCMLS	CBI Set-up				—	—	ns	13
47(a) <sup>(2)</sup>	tCMLH	CBI Hold				—	—	ns	13

Number	Parameter Name	Minimum Pulse Width		Min.	Max.	Unit	Refer to Timing Diagram Figure
		Input	Conditions				
60(a)	tMLE	Min. MLE HIGH time to strobe new data	MD, CBI = Valid	7.5	—	ns	13

Number	Parameter Name	Parameter Description				Typ.	Min.	Max.	Unit	Refer to Timing Diagram Figure
		From Input	(edge)	To Output	(edge)					
	tCBI <sup>(3)</sup>	MOE	HIGH	CBIN		23	—	—	ns	13
26(a)	tMLS	MLE	HIGH	SDOUT		—	28	—	ns	13

NOTES:

1. Partial Checkbit input (PCBI) of 64-bit lower slice comes from the Syndrome output of the upper slice unit. Valid input time is shown above as tPCBI.
2. There is no setup and hold time for CBI bus input on 64-bit upper slice operation mode.
3. Valid CBI signal comes from the Syndrome output of lower slice. Typical time of valid CBIN is shown as tCBI.

## AC PARAMETERS — 49C465

### PROPAGATION DELAY TIMES <sup>(1,2)</sup>

Number	Parameter Name	Parameter Description From Input (edge) To Output (edge)		32-bit System Standalone Slice	64-bit "Generate only" Slice	64-bit System		Unit	Refer to Timing Diagram Figure
				CODE ID = 00	CODE ID = 01	Lower Slice	Upper Slice		
				Max.	Max.	Max.	Max.		

#### GENERATE (WRITE) PARAMETERS

01	tBC	BEN	CBO	20	—	20	20	ns	—
02	tBM	BEN	MDOUT	20	—	20	20	ns	—
03	tMC	<b>MDIN</b>	<b>CBO</b>	—	<b>17</b>	—	—	ns	10
04	tPCC	<b>PCBI</b>	<b>CBO</b>	—	—	—	<b>15</b>	ns	7
05	tPPE	PXIN	PERR	15	—	15	15	ns	—
06	tSC	<b>SDIN</b>	<b>CBO</b>	<b>16</b>	<b>16</b>	<b>16</b>	<b>16</b>	ns	7
07	tSM		MDOUT	15	—	15	15	ns	7
08	tSPE		PERR	15	—	15	15	ns	—

#### DETECT (READ) PARAMETERS

09	tCE	<b>CBI</b>	ERR Low	16	—	—	<b>15</b>	ns	8, 10
10	tCME		MERR Low	20	—	—	20	ns	8, 10
11	tCSY		SYO	15	—	12	—	ns	8, 10
12	tME	<b>MDIN</b>	ERR Low	<b>15</b>	—	—	15	ns	8, 10
13	tMME		MERR Low	20	—	—	20	ns	8, 10
14	tMSY		SYO	18	—	<b>15</b>	<b>15</b>	ns	8, 10

#### CORRECT (READ) PARAMETERS

15	tCS	<b>CBI</b>	<b>SDOUT</b>	20	—	—	<b>20</b>	ns	8, 11
16	tMP	<b>MDIN</b>	Px	20	—	20	20	ns	8, 11
17	tMS		<b>SDOUT</b>	<b>16</b>	—	—	—	ns	8, 11
18	tMSY		SYO	18	—	<b>15</b>	<b>15</b>	ns	8, 11
19	tPCS	<b>PCBI</b>	<b>SDOUT</b>	—	—	<b>15</b>	—	ns	11

#### DIAGNOSTIC PARAMETERS

20	tCLR	CLEAR = Low	SDOUT	20	—	20	20	ns	15
21	tMIS	MODE ID	SDOUT	20	—	20	20	ns	15

#### NOTES:

- Where "edge" is not specified, both HIGH and LOW edges are implied.
- BOLD** indicates critical system parameters.

## AC PARAMETERS — 49C465

### PROPAGATION DELAY TIMES FROM LATCH ENABLES

Number	Parameter Name	Parameter Description		Max.	Unit	Refer to Timing Diagram Figure
		From Input (edge)	To Output (edge)			
22	tMLC		CBO *	20	ns	13
23	tMLE		$\overline{\text{ERR}}$ *	15	ns	8, 10, 11
24	tMLME	MLE = HIGH	$\overline{\text{MERR}}$ *	20	ns	8
25	tMLP		Px *	20	ns	8, 11
26	tMLS		SDOUT *	20	ns	8, 10, 11
27	tMSY		SYO *	18	ns	8, 10
28	tPLS	$\overline{\text{PLE}}$ = LOW	SDOUT *	12	ns	8, 11
29	tPLP	$\overline{\text{PLE}}$ = LOW	Px *	16	ns	8, 11
30	tSLC	SLE = HIGH	CBO *	20	ns	7, 9
31	tSLM	SLE = HIGH	MDOUT *	15	ns	7, 9

**NOTE:**

\* = Both HIGH and LOW edges are implied.

### ENABLE AND DISABLE TIMES

Number	Parameter Name	Parameter Description		Min.	Max.	Unit	Refer to Timing Diagram Figure
		From Input (edge)	To Output (edge)				
32	tBESZx	BEN = HIGH	SDOUT *	2	15	ns	8, 10, 11
33	tBESxZ	LOW	Hi-Z	2	13	ns	
34	tBEPZx	BEN = HIGH	POUT *	2	15	ns	8, 11
35	tBEPxZ	LOW	Hi-Z	2	13	ns	
36	tCECZx	$\overline{\text{CBOE}}$ = LOW	CBO *	2	15	ns	7, 9
37	tCECxZ	HIGH	Hi-Z	2	13	ns	
38	tMEMZx	$\overline{\text{MOE}}$ = LOW	MDOUT *	2	15	ns	7, 9
39	tMEMxZ	HIGH	Hi-Z	2	13	ns	8, 10
40	tSESZx	$\overline{\text{SOE}}$ = LOW	SDOUT *	2	15	ns	8, 10
41	tSESxZ	HIGH	Hi-Z	2	13	ns	7, 9

**NOTE:**

\* = Delay to both edges.

SET-UP AND HOLD TIMES — 49C465

Number	Parameter Name	Parameter Description			Min.	Unit	Refer to Timing Diagram Figure
		From Input (edge)	To Output (edge)				
42	tSSLS	SDIN Set-up *	before SLE =	LOW	4	ns	7, 9
43	tSSLH	SDIN Hold *	after SLE =	LOW	4	ns	7, 9
44	tMMLS	MDIN Set-up *	before MLE =	LOW	4	ns	8, 10, 11
45	tMMLH	MDIN Hold *	after MLE =	LOW	4	ns	8, 10, 11
46	tCMLS	CBI Set-up *	before MLE =	LOW	4	ns	8, 10, 11
47	tCMLH	CBI Hold *	after MLE =	LOW	4	ns	8, 10, 11
48	tMPLS	MDIN Set-up *	before $\overline{PLE}$ =	HIGH	12	ns	—
49	tMPLH	MDIN Hold *	after $\overline{PLE}$ =	HIGH	0	ns	—
50	tCPLS	CBI Set-up *	before $\overline{PLE}$ =	HIGH	12	ns	—
51	tCPLH	CBI Hold *	after $\overline{PLE}$ =	HIGH	0	ns	—
52	tCPCLS	PCBI Set-up *	before $\overline{PLE}$ =	HIGH	12	ns	—
53	tCPCLH	PCBI Hold *	after $\overline{PLE}$ =	HIGH	0	ns	—

DIAGNOSTIC SET-UP AND HOLD TIMES

54	tCSCS	CBI Set-up *			12	ns	15
55	tMSCS	MDIN Set-up *	before SYNCLK =	HIGH	12	ns	15
56	tMLSCS	MLE Set-up =		HIGH	12	ns	15
57	tSESCS	SCLKEN Set-up =		LOW	4	ns	15
58	tSESCH	SCLKEN Hold =	after SYNCLK =	HIGH	4	ns	15

NOTE:

\* = Where “edge” is not specified, both HIGH and LOW edges are implied.

MINIMUM PULSE WIDTH

Number	Parameter name	Minimum Pulse Width		Min.	Unit	Refer to Timing Diagram Figure
		Input	Conditions			
59	tCLEAR	Min. CLEAR LOW time to clear diag. registers	Data = Valid	8	ns	14
60	tMLE	Min. MLE HIGH time to strobe new data	MD, CBI = Valid	5	ns	—
61	tPLE	Min. $\overline{PLE}$ HIGH time to strobe new data	SD = Valid	5	ns	—
62	tSLE	Min. SLE HIGH time to strobe new data	SD = Valid	5	ns	—
63	tSYNCLK	Min. SYNCLK HIGH time to clock in new data	SCKEN = LOW	5	ns	14

Input Rise Levels	GND to 3V
Input Rise/Fall Times	1V/ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 18

64-BIT LOWER SLICE APPLICATION EXCEPTION (49C465)

Number	Parameter Name	Parameter Description				Typ.	Min.	Max.	Unit	Refer to Timing Diagram Figure
		From Input	(edge)	To Output	(edge)					
39(a)	tMEMxZ	MOE	HIGH	MDOUT	Hi-Z	—	—	13	ns	12
	tPCBI <sup>(1)</sup>	MOE	HIGH	PCBIN		27	—	—	ns	12
26(a)	tMLS	MLE	HIGH	SDOUT		—	34	—	ns	12

64-BIT UPPER SLICE APPLICATION EXCEPTION (49C465)

Number	Parameter Name	Parameter Description				Min.	Max.	Unit	Refer to Timing Diagram Figure
		From Input	(edge)	To Output	(edge)				
39(a)	tMEMxZ	MOE	HIGH	MDOUT	Hi-Z	—	13	ns	13
44(a)	tMMLS	MDIN Set-up				6.5	—	ns	13
45(a)	tMMLH	MDIN Hold				6.5	—	ns	13
46(a) <sup>(2)</sup>	tCMLS	CBI Set-up				—	—	ns	13
47(a) <sup>(2)</sup>	tCMLH	CBI Hold				—	—	ns	13


Number	Parameter Name	Minimum Pulse Width		Min.	Max.	Unit	Refer to Timing Diagram Figure
		Input	Conditions				
60(a)	tMLE	Min. MLE HIGH time to strobe new data	MD, CBI = Valid	8.5	—	ns	13

Number	Parameter Name	Parameter Description				Typ.	Min.	Max.	Unit	Refer to Timing Diagram Figure
		From Input	(edge)	To Output	(edge)					
	tCBI <sup>(3)</sup>	MOE	HIGH	CBIN		27	—	—	ns	13
26(a)	tMLS	MLE	HIGH	SDOUT		—	34	—	ns	13

NOTES:

1. Partial Checkbit input (PCBI) of 64-bit lower slice comes from the Syndrome output of the upper slice unit. Valid input time is shown above as tPCBI.
2. There is no setup and hold time for CBI bus input on 64-bit upper slice operation mode.
3. Valid CBI signal comes from the Syndrome output of lower slice. Typical time of valid CBIN is shown as tCBI.


AC TIMING DIAGRAMS—32-BIT CONFIGURATION



**NOTE:**  
1. Assumes that System Data is valid at least 3ns (Com.) before SLE goes HIGH.

Figure 7. 32-Bit Generate Timing

AC TIMING DIAGRAMS—32-BIT CONFIGURATION




NOTE:

1. Assumes that Memory Data and Checkbits are valid at least 3ns before MLE goes HIGH.

Figure 8. 32-Bit Detect Timing

AC TIMING DIAGRAMS—32-BIT CONFIGURATION




NOTE:

1. Assumes that Memory Data and Checkbits are valid at least 3ns before MLE goes HIGH.

Figure 9. 32-Bit Correct Timing




AC TIMING DIAGRAMS—64-BIT CONFIGURATION



**NOTE:**  
1. Assumes that SystemData is valid at least 3ns before SLE goes HIGH.

Figure 11. 64-Bit Detect Timing

AC TIMING DIAGRAMS—64-BIT CONFIGURATION




NOTE:

1. Assumes that Memory Data and Checkbits are valid at least 4ns before MLE goes HIGH.

Figure 12. 64-Bit Correct Timing (Lower Slice)

AC TIMING DIAGRAMS—64-BIT CONFIGURATION




NOTE:

1. Assumes that Memory Data and Checkbits are valid at least 4ns before MLE goes HIGH.

Figure 13. 64-Bit Correct Timing (Upper Slice)

AC TIMING DIAGRAMS—64-BIT CONFIGURATION



NOTES:

1. Assumes that System Data is valid at least 3ns before SLE goes HIGH.
2. Assumes that Memory Data is valid at least 4ns before MLE goes HIGH.

Figure 14. 64-Bit Single Chip "Generate Only" Timing

AC TIMING DIAGRAMS—DIAGNOSTIC TIMING





Figure 15. 32-Bit Diagnostic Timing

## TEST WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS




### SWITCH POSITION

Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open


#### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


### SET-UP, HOLD, AND RELEASE TIMES




### PULSE WIDTH



### PROPAGATION DELAY




### ENABLE AND DISABLE TIMES



#### NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_F \leq 2.5\text{ns}$ ;  $t_R \leq 2.5\text{ns}$ .

## ORDERING INFORMATION



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

**for Tech Support:**  
[logichelp@idt.com](mailto:logichelp@idt.com)  
(408) 654-6459