

# **ST7 FAMILY**

# PROGRAMMING MANUAL

#### INTRODUCTION

The ST7 family of HCMOS Microcontrollers has been designed and built around an industry standard 8-bit core and a library of peripheral blocks, which include ROM, EPROM, RAM, EEPROM, I/O, Serial Interfaces (SPI, SCI, I2C,...), 16-bit Timers, etc. These blocks may be assembled in various combinations in order to provide cost-effective solutions for application dedicated products.

The ST7 family forms part of the STMicroelectronics 8-bit MCU product line, and finds place in a wide variety of applications such as automotive systems, remote controls, video monitors, car radio and numerous other consumer, industrial, telecom, multimedia and automotive products.

#### **ST7 ARCHITECTURE**

The 8-bit ST7 Core is designed for high code efficiency. It contains 6 internal registers, 17 main addressing modes and 63 instructions. The 6 internal registers include 2 Index registers, an Accumulator, a 16-bit Program Counter, a Stack Pointer and a Condition Code register. The two Index registers X and Y enable Indexed Addressing modes with or without offset, along with read-modify-write type data manipulations. These registers simplify branching routines and data modifications.

The 16-bit Program Counter is able to address up to 64K of ROM/EPROM memory. The 6-bit Stack Pointer provides access to a 64-level Stack and an upgrade to an 8-bit Stack Pointer is foreseen in order to be able to manage a 256-level Stack. The Core also includes a Condition Code Register providing 5 Condition Flags that indicate the result of the last instruction executed.

The 17 main Addressing modes, including Indirect Relative and Indexed addressing, allow sophisticated branching routines or CASE-type functions. The Indexed Indirect Addressing mode, for instance, permits look-up tables to be located anywhere in the address space, thus enabling very flexible programming and compact C-based code.

The 63-instruction Instruction Set is 8-bit oriented with a 2-byte average instruction size. This Instruction Set offers, in addition to standard data movement and logic/arithmetic functions, byte multiplication, bit manipulation, data transfer between Stack and Accumulator (Push/Pop) with direct stack access, as well as data transfer using the X and Y registers.

Depending of the target device, different methods of Interrupt priority management may be selected: the number of Interrupt vectors can vary from 6 to 16, and the priority level may be managed by software on some versions. Some peripherals include Direct Memory Access (DMA) between serial interfaces and memory.

Power-saving may be managed under program control by placing the device in WAIT or HALT mode.

A high test coverage is achieved for ST7 family devices thanks to the use of an autotest method based on "Cyclic Redundancy Checking" (CRC). This approach is based on the analysis of a data flow comprising not only input and output, but also internal data, which affords a detailed inside view of the behaviour of the core and of the peripherals.

# Table of Contents —

INTRODUCTION1	IRET
1 GLOSSARY 5	JP
2 ST7 CORE DESCRIPTION6	JRA52
2.1 INTRODUCTION	JRxx
	LD 54
2.2 CPU REGISTERS6	MUL57
3 ST7 ADDRESSING MODES8	NEG58
Inherent:	NOP59
Immediate:10	OR60
Direct (short, long):	POP61
Short direct:	PUSH
Long direct:	RCF63
Indexed (no offset, short, long) 14	RET64
(no offset) Indexed:	RIM65
Short Indexed:	RLC
	RRC
Long Indexed:	RSP
Indirect (short, long):	SBC
Short Indirect:	SCF70
Long Indirect:	
Indirect indexed (short, long): 21	SIM71
Short indirect indexed:	SLA72
Long indirect indexed:	SLL73
Relative mode (direct, indirect): 26	SRA74
Relative (Direct):	SRL
Relative Indirect:	SUB
4 ST7 INSTRUCTION SET	SWAP77
4.1 INTRODUCTION	TNZ78
	TRAP79
4.2 INSTRUCTION SET SUMMARY31	WFI80
ADC33	XOR 81
ADD34	5 SOFTWARE Library82
AND35	5.1 TIPS GENERAL TRICKS 83
BCP36	
BRES37	5.2 DBSET/DBRES, DYNAMIC BIT SET/RESET
BSET38	
BTJF39	5.3 JMPCALLTBL, IMPLEMENTATION OF
BTJT40	JUMP/CALL VECTOR TABLES 85
CALL41	5.4 UNSIGNED WORD
CALLR 42	MULTIPLICATION 86
CLR43	5.5 UNSIGNED LONG WORD BY
CP44	WORD DIVISION 88
CPL46	5.6 MIN./MAX. CHECK
DEC47	
HALT48	5.7 RANGE CHECK
INC	

#### **ADDITIONAL BLOCKS**

The additional blocks take the form of integrated hardware peripherals arranged around the central processor core. The following list details the features of some of the currently available blocks:

ROM User ROM, in sizes up to 64K

EPROM EPROM based devices, same sizes

as ROM

RAM Sizes up to several K byte

EEPROM Sizes up to several K byte. Erase/pro-

gramming operations do not require additional external power sources. Up to 32 bytes can be programmed or

erased simultaneously.

TIMER Different versions based on a 16-bit

free running timer/counter are available. They can be coupled with either input captures, output compares or

PWM facilities.

PWM Software programmable duty cycle

between 0% to 100% in up to 1024 steps. The outputs can be filtered to

provide D/A conversion.

A/D CONVERTER

The Analog to Digital Converter uses a sample and hold technique. It has

an 8-bit range.

I2C Multi/master, single master, single slave modes, DMA or 1byte transfer,

standard and fast I2C modes, 7 and 10 bit addressing

10-bit addressing.

SPI The Serial peripheral Interface is a ful-

ly synchronous 4 wire interface ideal for Master and Slave applications such as driving devices with input shift register (LCD driver, external memo-

ry,...).

SCI

The Serial Communication Interface is a fast asynchronous interface which features both duplex transmission, NRZ format, programmable baud rates and standard error detection. The SCI can also emulate RS232 protocol.

#### WATCHDOG

It has the ability to induce a full reset of the MCU if its counter counts down to zero prior to being reset by the software. This feature is especially useful in policy applications.

in noisy applications.

I/O PORTS They are programmable from software to act in several input or output

configurations on an individual line basis including high current and interrupt generation. The basic block has eight

CMOS/TTL compatible lines.

LCD Liquid Crystal Display drive with simple addressing in RAM and drive ca-

pability from 1 to 16 multiplexing rates.

Static DAC True Digital to Analog Converter with up to 12-bit resolution.

DDC Complete DDC interface for "plug and

play" multimedia applications

SYNC PROC.

East/West deflection and synchronization processor for digital monitors.

RDS Complete RDS decoder embedded in

the device for radio applications.

New blocks are continuously being added to the peripheral block library to meet customers' specific needs with regard to the optimal integration level in high volume projects.



#### ST7 DEVELOPMENT SUPPORT

The ST7 family of MCUs is supported by a comprehensive range of development tools. This family presently comprises hardware tools (emulators, programmers), a software package (assembler-linker, debugger, archiver) and a C-compiler development tool.

The PC-compatible host system forms the platform for the assembler/linker and for the symbolic debugger; it also controls the emulator and enables object code to be downloaded through the RS232 serial link.

The real-time emulator is connected through the probe to the target application. It provides the proper electrical connections, thus allowing duplication of the MCU's functions in the target system. The user program can be executed in real time, in step-by-step mode, or by stepping over call modes.

Breakpoints can be included on instructions, on memory addresses, on address ranges, on the state of one of two output triggers, as well as in trap mode (automatic reset). A logical analyser mode can record four input signals as external events, using a 1K x 32-bit trace and six recording modes, with or without breakpoints. In addition, two output signals are available for synchronisation and for timing measurement.

Each member of the ST7 family has an exclusive probe, dedicated to the device and package. A remote programming tool is available to program EPROM and OTP devices independently (Epromer) or by batches of 10 parts (Gang programmer).

The ST7 assembler is used to translate the source code into relocatable machine code. It accepts a source file written in ST7 assembly language and transforms it into a linkable object file. The assembler recognizes the use of symbols, macros and conditional assembly directives. The ST7 linker/ loader combines a number of object files into a single program, associating an absolute address to each section of code. It generates a binary file, containing the image of the ST7 EPROM or ROM memory content. The ST7 library archiver maintains libraries of software object files. Libraries may be used as entry for the linker/loader, together with object files. This allows the user to develop standard modules for repetitive use. The ST7 executable file formatter is responsible for generating an executable file. This file can be downloaded to the emulator or, via the debugger, to the Eprom or OTP device for evaluation and small volume production with the programmer or sent to STMicroelectronics for production of ROM parts.

A C-compiler development environment is also available. It includes an editor, a compiler, a linker, a debugger and a simulator which are Windows TM compatible, and take full advantage of the ST7 architecture to generate excellent quality code.

### 1 GLOSSARY

LS mnemonic Least Significant Byte of a 16-bit value mnem (LSB) src source **AAccumulator Register** dst destination Χ X Index Register duration of the instruction in CPU СУ Υ Y Index Register clock cycles (internal clock) A, X or Y register reg length of the instruction in byte(s) lgth index register, either X or Y ndx byte(s) implementation op-code instruction (1..4 bytes) PC 16-bit Program Counter Register SP 16-bit Stack Pointer mem memory location S Stack Pointer LSB byte a byte CC Condition Code Register: short represent a short 8-bit addressing 1 long represent a long 16-bit addressing mode

For each instruction, we show how it affects the CC flags:

Ν

Ζ

С

Nothing Flag not affected Flag NameFlag affected

0Flag cleared 1Flag set

#### Example:

Н	I	N	Z	С
	0	Ν	Z	1

See the Core Description for further details on the CC Register content

EΑ

Effective Address: The final computed

data byte address

Page Zero all data located at [00..FF] addressing

space (single byte address)

(XX) content of a memory location XX

XXa byte value

MS Most Significant Byte of a 16-bit value

(MSB)

#### 2 ST7 CORE DESCRIPTION

#### 2.1 INTRODUCTION

The CPU has a full 8-bit architecture. Six internal registers allow efficient 8-bit data manipulations. The CPU is able to execute 63 basic instructions. It features 17 main addressing modes and can address 6 internal registers.

#### 2.2 CPU Registers

The 6 CPU registers are shown in the programming model in Figure 1.. Following an interrupt, the registers are pushed onto the stack in the order shown in Figure 2.. They are popped from stack in the reverse order. The Y register is not affected by these automatic procedures. The interrupt routine must therefore handle it, if needed, through the POP and PUSH instructions.

**Accumulator (A)**. The accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations as well as data manipulations.

Index Registers (X and Y). These 8-bit registers are used to create effective addresses or as temporary storage area for data manipulations. The cross assembler generates a PRECEDE instruction (PRE) to indicate that the following instruction refers to the Y register. The Y register is never automatically stacked. Interrupt routines must push or pop it by using the POP and PUSH instructions.

**Program Counter (PC).** The program counter is a 16-bit register used to store the address of the next instruction to be executed by the CPU. It is automatically refreshed after each processed instruction. As a result, the ST7 core can access up to 64 kb of memory.

Figure 1. Programming Mode

ACCUMULATOR:	7	0
X INDEX REGISTER:	7	0
Y INDEX REGISTER:	7	0
PROGRAM COUNTER:	15 7	0
STACK POINTER:	15 7	0
CONDITION CODE REGISTER:	7	6 5 4 3 2 1 0 1 1 H I N Z C
X = Undefined		VR01767D

#### Stack Pointer (SP):

The stack pointer is a 16-bit register. The 6 least significant bits contain the address of the next free location of the stack. The 10 most significant bits are forced to a preset value. They are reserved for future extension of ST72 family.

The stack is used to save the CPU context on subroutines calls or interrupts. The user can also directly use it through the POP and PUSH instructions.

After an MCU reset, or after the Reset Stack Pointer instruction (RSP), the Stack Pointer is set to its upper value. It is then decremented after data has been pushed onto the stack and incremented after data is popped from the stack. When the lower limit is exceeded, the stack pointer wraps around to the stack upper limit. The previously stored information is then overwritten, and therefore lost.

A subroutine call occupies two locations and an interrupt five locations.

#### **Condition Code Register (CC):**

The Condition Code register is a 5-bit register which indicates the result of the instruction just executed as well as the state of the processor. These bits can be individually tested by a program and specified action taken as a result of their state. The following paragraphs describe each bit.

#### Half carry bit (H):

The H bit is set to 1 when a carry occurs between the bits 3 and 4 of the ALU during an ADD or ADC instruction. The H bit is useful in BCD arithmetic subroutines

#### Interrupt mask (I):

When the I bit is set to 1, all interrupts are disabled. Clearing this bit enables them. Interrupts requested while I is set, are latched and can be processed when I is cleared (only one interrupt request

per interrupt enable flag can be latched). This bit can be set/reset by software and is automatically set after reset or at the beginning of an interrupt routine.

#### **Negative (N):**

When set to 1, this bit indicates that the result of the last arithmetic, logical or data manipulation is negative (i.e. the most significant bit is a logic 1).

#### Zero (Z):

When set to 1, this bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

#### Carry/Borrow (C):

When set, C indicates that a carry or borrow out of the ALU occurred during the last arithmetic operation on the MSB operation result bit. This bit is also affected during bit test, branch, shift, rotate and load instructions. See ADD, ADC, SUB, SBC instructions. In bit test operations, C is the copy of the tested bit. See BTJF, BTJT instructions. In shift and rotates operations, the carry is updated. See RRC, RLC, SRL, SLL, SRA instructions

This bit can be set/reset by S/W

Example: Addition:\$B5 + \$94 = "C" + \$49 =\$149 0 0 1 0 1 1 0 1 0 1 С 7 0 0 0 0





Figure 2. Stacking Order



### 3 ST7 ADDRESSING MODES

The ST7 core features 17 different addressing modes which can be classified in 7 main groups:

Addressing Mode	Example
Inherent	nop
Immediate	ld A,#\$55
Direct	ld A,\$55
Indexed	ld A,(\$55,X)
Indirect	ld A,([\$55],X)
Relative	jrne loop
Bit operation	bset byte,#5

The ST7 Instruction set is designed to minimize the number of required bytes per instruction: To do

so, most of the addressing modes can be split in two sub-modes called long and short:

- The long addressing mode is the most powerful because it can reach any byte in the 64kb addressing space, but the instruction is bigger and slower than the short addressing mode.
- The short addressing mode is less powerful because it can generally only access the page zero (00..FF range), but the instruction size is more compact, and faster. All memory to memory instructions are only working with short addressing modes (CLR, CPL, NEG, BSET, BRES, BTJT, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAP)

Both modes have pros and cons, but the programmer doesn't need to choose which one is the best: the ST7 Assembler will always choose the best one

Table 1. ST7 Addressing Mode Overview:

Mode		Syntax	Destination	Ptr adr	Ptr size	Lgth	
Inherent			nop				+ 0
Immediate			ld A,#\$55				+ 1
Short	Direct		ld A,\$10	00FF			+ 1
Long	Direct		ld A,\$1000	0000FFFF			+ 2
No Offset	Direct	Indexed	ld A,(X)	00FF			+ 0
Short	Direct	Indexed	ld A,(\$10,X)	001FE			+ 1
Long	Direct	Indexed	ld A,(\$1000,X)	0000FFFF			+ 2
Short	Indirect		ld A,[\$10]	00FF	00FF	byte	+ 2
Long	Indirect		ld A,[\$10.w]	0000FFFF	00FF	word	+ 2
Short	Indirect	Indexed	ld A,([\$10],X)	001FE	00FF	byte	+ 2
Long	Indirect	Indexed	ld A,([\$10.w],X)	0000FFFF	00FF	word	+ 2
Relative	Direct		jrne loop	PC+/-127			+ 1
Relative	Indirect		jrne [\$10]	PC+/-127	00FF	byte	+ 2
Bit	Direct		bset \$10,#7	00FF			+ 1
Bit	Indirect		bset [\$10],#7	00FF	00FF	byte	+ 2
Bit	Direct	Relative	btjt \$10,#7,skip	00FF			+ 2
Bit	Indirect	Relative	btjt [\$10],#7,skip	00FF	00FF	byte	+ 3

### Inherent:

All related instructions are single byte ones. The op-code fully specify all required information for the CPU to process the operation. These instructions are single byte ones.

#### Example:

1000 98 rcf1001 9D nop

Action: Do the operation:

Inherent Instruction	Function
NOP	No operation
TRAP	S/W Interrupt
WFI	Wait For Interrupt (Low Power Mode)
HALT	Halt Oscillator (Lowest Power Mode)
RET	Sub-routine Return
IRET	Interrupt Sub-routine Return
SIM	Set Interrupt Mask
RIM	Reset Interrupt Mask
SCF	Set Carry Flag
RCF	Reset Carry Flag
RSP	Reset Stack Pointer
LD	Load
CLR	Clear
PUSH/POP	Push/Pop to/from the stack
INC/DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
MUL	Byte Multiplication
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations
SWAP	Swap Nibbles

### Immediate:

The required data byte to do the operation is following the op-code.

Immediate Instruction	Function
LD	Load
СР	Compare
ВСР	Bit Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Operations

These are two byte instructions, one for the opcode and the other one for the immediate data byte.

#### Example:


 1000
 AEFF
 Id
 X,#\$FF

 1002
 A355
 cp
 X,#\$55

 1004
 A6F8
 Id
 A,#\$F8

Action: X = FFCompare (X, \$55)A = F8

Figure 3. Immediate Addressing Mode Example



## Direct (short, long):

Add	ressing mode	Syntax	EA formula	Ptr Adr	Ptr Size	Dest adr
Short	Direct	(ptr)	(ptr)	op + 1	Byte	00FF
Long	Direct	(ptr)	(ptr.w)	op + 12	Word	0000FFFF

The required data byte to do the operation is found by its memory address, which follows the op-code. The direct addressing mode is made of two sub-modes:

Available Long and Short Direct Instructions	Function
LD	Load
СР	Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Additions/Substractions operations
ВСР	Bit Compare

Short Direct Instructions Only	Function
CLR	Clear
INC, DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
BSET, BRES	Bit Operations
BTJT, BTJF	Bit Test and Jump Operations
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations
SWAP	Swap Nibbles
CALL, JP	Call or Jump subroutine

### **Short direct:**

The address is a byte, thus require only one byte after the op-code, but only allow 00..FF addressing space.


#### Example:

**00**4B
 20
 coeff
 dc.b\$20

 052D
 B64B
 Id A,coeff

Action: A = (coeff) = (\$4B) = \$20

Figure 4. Short Direct Addressing Mode Example



## Long direct:


The address is a word, thus allowing 64 kb addressing space, but requires 2 bytes after the op-code.

#### Example:

0409 C606E5 Id A,coeff 06E5 40 coeff dc.b\$40

Action: A = (coeff) = (\$06E5) = \$40

Figure 5. Long Direct Addressing Mode Example



57

## Indexed (no offset, short, long)

Add	dressing me	ode	Syntax	EA formula	Ptr Adr	Ptr Size	Dest adr
No offset	Direct	Indexed	(ndx)	(ndx)			00FF
Short	Direct	Indexed	(ptr,ndx)	(ptr + ndx)	op + 1	Byte	001FE
Long	Direct	Indexed	(ptr.w,ndx)	(ptr.w + ndx)	op + 12	Word	0000FFFF

The required data byte to do the operation is found by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset which follows the op-code.

The indexed addressing mode is made of three sub-modes:

No Offset, Long and Short Indexed Instructions	Function
LD	Load
CP	Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Additions/Substractions operations
ВСР	Bit Compare

No Offset and Short Indexed Instructions Only	Function
CLR	Clear
INC, DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
BSET, BRES	Bit Operations
BTJT, BTJF	Bit Test and Jump Operations
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations
SWAP	Swap Nibbles
CALL, JP	Call or Jump subroutine

### (no offset) Indexed:

There is no offset, (no extra byte after the op-code), but only allows 00..FF addressing space.

Example:

 00B8
 11223344
 table
 dc.w\$1122, \$3344


 05F2
 AEB8
 ld X,#table

 05F4
 F6
 ld A,(X)

Action: X = table

A = (X) = (table) = (\$B8) = \$11

Figure 6. No offset Indexed Addressing Mode Example



#### **Short Indexed:**

The offset is a byte, thus require only one byte after the op-code, but only allow 00..1FE addressing space.

Example:

 00
 11223344
 table
 dc.l \$11223344


 0759
 AE03
 ld X,#3

 075B
 E689
 ld A,(table,X)

Action: X = 3

A = (table, X) = (\$89, X) = (\$89, 3) = (\$8C) = \$44

Figure 7. Short Indexed - 8-bit offset - Addressing Mode Example



57

### Long Indexed:

The offset is a word, thus allowing 64 kb addressing space, but requires 2 bytes after the op-code.

Example:


0690 AE02 Id X,#2 0692 D6077E Id A,(table,X) 077E BF table dc.b\$BF 86 dc.b\$86

DBCF dc.w\$DBCF

Action: X = 2

A = (table, X) = (\$077E, X) = (\$077E, 2) = (\$0780) = \$DB

Figure 8. Long Indexed - 16-bit offset - Addressing Mode Example



57

## Indirect (short, long):

Ad	dressing mode	Syntax	EA formula	Ptr Adr	Ptr Size	Dest adr
Short	Indirect	((ptr))	((ptr))	00FF	Byte	00FF
Long	Indirect	((ptr.w))	((ptr.w))	00FF	Word	0000FFFF

The required data byte to do the operation is found by its memory address, located in memory (pointer). The pointer address follows the op-code. The indirect addressing mode is made of two sub-modes:

Available Long and Short Indirect Instructions	Function
LD	Load
СР	Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Additions/Substractions operations
ВСР	Bit Compare

Short Indirect Instructions Only	Function
CLR	Clear
INC, DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
BSET, BRES	Bit Operations
BTJT, BTJF	Bit Test and Jump Operations
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations
SWAP	Swap Nibbles
CALL, JP	Call or Jump subroutine

#### **Short Indirect:**

The pointer address is a byte, the pointer size is a byte, thus allowing 00..FF addressing space, and requires 1 byte after the op-code.

#### Example:


 0020
 42
 var
 dc.b\$42

 004B
 20
 ptr
 dc.bvar

 052D
 92B64B
 Id A,[ptr]

Action: A = [ptr] = ((ptr)) = ((\$4B)) = (\$20) = \$42

Figure 9. Short Indirect Addressing Mode Example



### **Long Indirect:**

The pointer address is a byte, the pointer size is a word, thus allowing 64 kb addressing space, and requires 1 byte after the op-code.

#### Example:


 0040
 42E5
 ptr
 dc.wvar

 0409
 92C640
 ld A,[ptr.w]

 42E5
 11
 var dc.b\$11

Action: A = [ptr.w] = ((ptr.w)) = ((\$40.w)) = (\$42E5) = \$11

Figure 10. Long Indirect Addressing Mode Example



## Indirect indexed (short, long):

Ad	dressing me	ode	Syntax	EA formula	Ptr Adr	Ptr Size	Dest adr
Short	Indirect	Indexed	([ptr],ndx)	((ptr) + ndx)	00FF	Byte	001FE
Long	Indirect	Indexed	([ptr.w],ndx)	( (ptr.w) + ndx )	00FF	Word	0000FFFF

This is a combination of indirect and short indexed addressing mode. The required data byte to do the operation is found by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in memory. The pointer address follows the op-code.

The indirect indexed addressing mode is made of two sub-modes:

Long and Short Indirect Indexed Instructions	Function
LD	Load
CP	Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Additions/Substractions operations
ВСР	Bit Compare

Short Indirect Indexed Instructions Only	Function
CLR	Clear
INC, DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
BSET, BRES	Bit Operations
BTJT, BTJF	Bit Test and Jump Operations
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations
SWAP	Swap Nibbles
CALL, JP	Call or Jump subroutine

**/**5//

### **ST7 ADDRESSING MODES**

### Short indirect indexed:

The pointer address is a byte, the pointer size is a byte, thus allowing 00..1FE addressing space, and requires 1 byte after the op-code.

Exampl	e:

0040	00	table	dc.b0,1,2,3
0041	01		
0042	02		
0043	03		
0089	40	ptr	dc.btable
0759 075B	AE03 92E689		ld X,#3 ld A,([ptr],X)

### Action:

$$X = 3$$

$$A = ([ptr], X) = ((ptr), X) = ((\$89), 3) = (\$40, 3) = (\$43) = 3$$

**Before Completion** table .byte 0,1,2,3 0040 00 Steps to Determine 01 0041 Effective Address 02 0042 03 0043 PC = 075BΑ PC = PC + 2 = 075Dptr .byte table 40 0089 Previous value EA = ((PC)) + X + 0000EA = 40 + 3 = 0043Χ 03 PC 075B 075B 92 LD A, ([ptr.B],X) Ť E6 075C 40 03 Adder 89 075D EΑ 0043 **After Completion** table .byte 0,1,2,3 00 0040 Instruction Complete 01 0041 02 0042 A = (EA) = 03New PC = 075E03 0043 40 ptr .byte table 0089 Α 03 Χ 03 LD A, ([ptr.B],X) 075B 92 E6 075C New PC 89 075D VR02059H 075E

Figure 11. Short Indirect Indexed Addressing Mode Example



## Long indirect indexed:

The pointer address is a byte, the pointer size is a word, thus allowing 64 kb addressing space, and requires 1 byte after the op-code.

## Example:

0089	0800	ptr	dc.wtable
0800	10203040	table	dc.b\$10,\$20,\$30,\$40
0690 0692	AE03 92D689		Id X,#3 Id A,([ptr.w],X) X = 3 A = ([ptr.w],X) = ((ptr.w), X) = ((\$89.w), 3) = (\$0800,3) = (\$0803) = \$40




Figure 12. Long Indirect Indexed Addressing Mode Example

## Relative mode (direct, indirect):

Add	dressing mo	ode	Syntax	EA formula	Ptr Adr	Ptr Size	Dest adr
Direct	Relative		oft	PC = PC + oft	op + 1		PC +/- 127
Indirect	Relative		[oft]	PC = PC + (oft)	00FF	Byte	PC +/- 127

This addressing mode is used to modify the PC register value, by adding an 8-bit signed offset to it. The relative addressing mode is made of two sub-modes:

Available Relative Direct/Indirect Instructions	Function
JRxx	Conditional Jump
CALLR	Call Relative

### Relative (Direct):

The offset is following the op-code.

Example:

 04A7
 2717
 jreqskip

 04A9
 9D
 nop

 04AA
 9D
 nop

04C0 20FE skip jra \* ; Infinite loop

Action: if (Z == 1) thenPC = PC + \$17 = \$04A9 + \$17 = \$04C0 elsePC = PC = \$04A9




Figure 13. Relative Direct Indexed Addressing Mode Example

57


## **Relative Indirect:**

The offset is defined in memory, which address follows the op-code.

# Example:

0089	50	offset	dc.b\$50
0800	922789		jreg[offset]
0803	9D		nop
0853	9D		nop

Relative Indirect Indexed Addressing Mode Example



57

#### **4 ST7 INSTRUCTION SET**

#### 4.1 INTRODUCTION

This chapter describes all the ST7 instructions. They are 63 and are described in alphabetical order. However, they can be classified in 13 main groups as follows:

Load and Transfer	LD	CLR						
Stack operation	PUSH	POP	RSP					
Increment/Decrement	INC	DEC						
Compare and Tests	СР	TNZ	ВСР					
Logical operations	AND	OR	XOR	CPL	NEG			
Bit Operation	BSET	BRES						
Conditional Bit Test and Branch	BTJT	BTJF						
Arithmetic operations	ADC	ADD	SUB	SBC	MUL			
Shift and Rotates	SLL	SRL	SRA	RLC	RRC	SWAP	SLA	
Unconditional Jump or Call	JRA	JRT	JRF	JP	CALL	CALLR	NOP	RET
Conditional Branch	JRxx							
Interruption management	TRAP	WFI	HALT	IRET				
Code Condition Flag modification	SIM	RIM	SCF	RCF				

#### Using a pre-byte

The instructions are described with one to four bytes.

In order to extend the number of available opcodes for an 8-bit CPU (256 op-codes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

PC-2 End of previous instruction

PC-1 Prebyte PC Op-code

PC+1 Additional word (0 to 2) according to the number of bytes required to compute the effective address

These prebytes enable instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruction using direct addressing mode. The prebytes are:

PDY 90 Replace an X based instruction using immediate, direct, indexed or inherent addressing mode by a Y one.

PIX 92 Replace an instruction using direct, direct bit, or direct relative addressing mode to an instruction using the corresponding indirect addressing mode.

It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode.

PIY 91 Replace an instruction using indirect X indexed addressing mode by a Y one.

577

## **4.2 INSTRUCTION SET SUMMARY**

Mnemo	Description	Function/Example	Dst	Src	F	1	I	N	Z	С
ADC	Add with Carry	A = A + Mem + C	А	Mem	H	1		N	Z	С
ADD	Addition	A = A + Mem	А	Mem	T	1		N	Z	С
AND	Logical And	A = A . Mem	А	Mem		$\Box$		N	Z	
ВСР	Bit compare A, Memory	tst (A . Mem)	А	Mem				N	Z	
BRES	Bit Reset	bres Byte, #3	Mem							
BSET	Bit Set	bset Byte, #3	Mem							
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	Mem			$\Box$				С
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	Mem							С
CALL	Call subroutine									
CALLR	Call subroutine relative					$\Box$				
CLR	Clear		reg, Mem					0	1	
СР	Arithmetic Compare	tst(Reg - Mem)	reg	Mem		$\neg$		N	Z	С
CPL	One Complement	A = FFH-A	reg, Mem					N	Z	1
DEC	Decrement	dec Y	reg, Mem			丁		N	Z	
HALT	Halt						0			
IRET	Interrupt routine return	Pop CC, A, X, PC			T	-	_	N	Z	С
INC	Increment	inc X	reg, Mem			寸		N	Z	
JP	Absolute Jump	jp [TBL.w]				T				
JRA	Jump relative always					T				
JRT	Jump relative					丁				
JRF	Never jump	jrf *				寸				
JRIH	Jump if Port INT pin = 1	(no Port Interrupts)				T				
JRIL	Jum if Port INT pin = 0	(Port interrupt)				丁				
JRH	Jump if H = 1	H = 1 ?				寸				
JRNH	Jump if H = 0	H = 0 ?				T				
JRM	Jump if I = 1	I = 1 ?				$\neg$				
JRNM	Jump if I = 0	I = 0 ?				丁				
JRMI	Jump if N = 1 (minus)	N = 1 ?				寸				
JRPL	Jump if N = 0 (plus)	N = 0 ?				T				
JREQ	Jump if Z = 1 (equal)	Z = 1 ?				丁				
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?				寸				
JRC	Jump if C = 1	C = 1 ?				T				
JRNC	Jump if C = 0	C = 0 ?				$\neg$				
JRULT	Jump if C = 1	Unsigned <		$\Box$		$\dashv$				
JRUGE	Jump if C = 0	Jmp if unsigned >=		$\Box$		$\dashv$				
JRUGT	Jump if $(C + Z = 0)$	Unsigned >				$\dashv$				
JRULE	Jump if $(C + Z = 1)$	Unsigned <=				$\top$				



Mnemo	Description	Function/Example	Dst	Src	Н	I	N	Z	С
LD	Load	dst <= src	reg, Mem	Mem, reg			N	Z	
MUL	Multiply	X,A = X * A	A, X, Y	X, Y, A	0				0
NEG	Negate (2's compl)	neg \$10	reg, Mem				N	Z	С
NOP	No Operation								
OR	OR operation	A = A + Mem	А	Mem			N	Z	
POP	Pop from the Stack	pop reg	reg	Mem	Н	1	N	Z	C
		pop CC	cc	Mem	П	ı	IN		
PUSH	Push onto the Stack	push Y	Mem	reg, CC					
RCF	Reset carry flag	C = 0							0
RET	Subroutine Return								
RIM	Enable Interrupts	I = 0				0			
RLC	Rotate left true C	C <= A <= C	reg, Mem				N	Z	С
RRC	Rotate right true C	C => A => C	reg, Mem				N	Z	С
RSP	Reset Stack Pointer	S = Max allowed							
SBC	Subtract with Carry	A = A - Mem - C	А	Mem			N	Z	С
SCF	Set carry flag	C = 1							1
SIM	Disable Interrupts	I = 1				1			
SLA	Shift left Arithmetic	C <= A <= 0	reg, Mem				N	Z	С
SLL	Shift left Logic	C <= A <= 0	reg, Mem				N	Z	С
SRL	Shift right Logic	0 => A => C	reg, Mem				0	Z	С
SRA	Shift right Arithmetic	A7 => A => C	reg, Mem				N	Z	С
SUB	Substraction	A = A - Mem	А	Mem			N	Z	С
SWAP	SWAP nibbles	A7-A4 <=> A3-A0	reg, Mem				N	Z	
TNZ	Test for Neg & Zero	tnz lbl1					N	Z	
TRAP	S/W trap	S/W interrupt				1			
WFI	Wait for Interrupt					0			
XOR	Exclusive OR	A = A XOR Mem	А	М			N	Z	

ADC Addition with Carry ADC

**Syntax** adc dst,src e.g.: adc A,#\$15

**Operation**  $dst \le dst + src + C$ 

**Description** The source byte, along with the carry flag, is added to the destination byte and the

result is stored in the destination byte. The source is a memory byte, and the

destination is the A register.

### **Instruction Overview:**

mnem	dst	src
ADC	Α	Mem

## **Condition Flags**

Н	I	N	Z	С
Н		Ν	Z	С

## **Detailed Description:**

dst	src
А	#byte
Α	short
А	long
Α	(X)
Α	(short,X)
Α	(long,X)
Α	(Y)
Α	(short,Y)
Α	(long,Y)
А	[short]
Α	[long.w]
Α	([short],X)
А	([long.w],X)
А	([short],Y)
Α	([long.w],Y)

су	lgth
2	2
3	2
4	3
3	1
4	2
5	3
4	2
5	3
6	4
5	3
6	3
6	3
7	3
6	3
7	3

Op-Code(s)					
	A9	XX			
	B9	XX			
	C9	MS	LS		
	F9				
	E9	XX			
	D9	MS	LS		
90	F9				
90	E9	XX			
90	D9	MS	LS		
92	B9	XX			
92	C9	XX			
92	E9	XX			
92	D9	XX			
91	E9	XX			
91	D9	XX			

See Also: ADD, SUB, SBC, MUL

ADD Addition ADD

Syntax add dst,src e.g.: add A,#%11001010

**Operation** dst <= dst + src

**Description** The source byte is added to the destination byte and the result is stored in the

destination byte. The source is a memory byte, and the destination is the A

register.

### **Instruction Overview**

mnem	dst	src
ADD	А	Mem

## **Condition Flags**

Н	I	N	Z	C
Н		N	Z	С

### **Detailed Description**

dst	src
А	#byte
А	short
А	long
А	(X)
А	(short,X)
А	(long,X)
А	(Y)
А	(short,Y)
А	(long,Y)
А	[short]
А	[long.w]
А	([short],X)
А	([long.w],X)
А	([short],Y)
А	([long.w],Y)

су	lgth
2	2
3	2
4	3
3	1
4	2
5	3
4	2
5	3
6	4
5	3
6	3
6	3
7	3
6	3
7	3

Op-Code(s)			
	AB	XX	
	BB	XX	
	СВ	MS	LS
	FB		
	EB	XX	
	DB	MS	LS
90	FB		
90	EB	XX	
90	DB	MS	LS
92	BB	XX	
92	СВ	XX	
92	EB	XX	
92	DB	XX	
91	EB	XX	
91	DB	XX	

See Also: ADC, SUB, SBC, MUL

AND Logical AND

Syntax and dst,src e.g.: and A,#%00110101

**Operation** dst <= dst AND src

**Description** The source byte, is ANDed with the destination byte and the result is stored in the

destination byte. The source is a memory byte, and the destination is the A

register.

Truth Table:

AND	0	1
0	0	0
1	0	1

#### **Instruction Overview**

I	mnem	dst	src
I	AND	А	Mem

## **Condition Flags**

Н	I	N	Z	С
		N	Z	

### **Detailed Description**

dst	src
А	#byte
А	short
А	long
А	(X)
А	(short,X)
А	(long,X)
Α	(Y)
А	(short,Y)
Α	(long,Y)
Α	[short]
Α	[long.w]
А	([short],X)
А	([long.w],X)
А	([short],Y)
А	([long.w],Y)

су	lgth
2	2
3	2
4	3
3	1
4	2
5	3
4	2
5	3
6	4
5	3
6	3
6	3
7	3
6	3
7	3

Op-Code(s)			
	A4	XX	
	B4	XX	
	C4	MS	LS
	F4		
	E4	XX	
	D4	MS	LS
90	F4		
90	E4	XX	
90	D4	MS	LS
92	B4	XX	
92	C4	XX	
92	E4	XX	
92	D4	XX	
91	E4	XX	
91	D4	XX	

See Also: OR, XOR, CPL, NEG

BCP Logical Bit Compare BCP

Syntax bcp src,dst e.g.: bcp A,#%10100101

**Operation**  $\{N, Z\} \le \operatorname{src} AND dst$ 

**Description** The source byte, is ANDed to the destination byte. The result is lost but condition

flags N and Z are updated accordingly. The source is a memory byte, and the destination is A register. This instruction can be used to perform bit tests on A.

### **Instruction Overview**

mnem	dst	src
ВСР	А	Mem

## **Condition Flags**

Н	Ι	N	Z	C
		N	Z	

### **Detailed Description**

dst	src
А	#byte
А	short
А	long
А	(X)
А	(short,X)
А	(long,X)
А	(Y)
А	(short,Y)
А	(long,Y)
А	[short]
А	[long.w]
А	([short],X)
А	([long.w],X)
А	([short],Y)
А	([long.w],Y)

су	lgth
2	2
3	2
4	3
3	1
4	2
5	3
4	2
5	3
6	4
5	3
6	3
6	3
7	3
6	3
7	3

Op-Code(s)			
	A5	XX	
	B5	XX	
	C5	MS	LS
	F5		
	E5	XX	
	D5	MS	LS
90	F5		
90	E5	XX	
90	D5	MS	LS
92	B5	XX	
92	C5	XX	
92	E5	XX	
92	D5	XX	
91	E5	XX	
91	D5	XX	

See Also: CP, TNZ

BRES Bit Reset BRES

**Syntax** bres dst,#pos pos = [0..7] e.g.: bres PADR,#6

**Operation** dst <= dst AND (2\*\*pos)

**Description** Read the destination byte, reset the corresponding bit (bit position), and write the

result in destination byte. The destination is a memory byte. The bit position is a constant. This instruction is fast, compact, and does not affect any register. Very

useful for boolean variable manipulation.

### **Instruction Overview**

mnem	dst	bit position
BRES	Mem	#pos

### **Condition Flags**

Н	I	N	Z	С

### **Detailed Description**

dst	pos = 07
short	n = 11+2.pos
[short]	n = 11+2.pos

су	lgth
5	2
7	3

Op-Code(s)				
1n XX				
92	1n	XX		

See Also: BSET

BSET Bit Set BSET

**Syntax** bset dst,#pos pos = [0..7] e.g.: bset PADR,#0

**Operation** dst <= dst OR (2\*\*pos)

**Description** Read the destination byte, set the corresponding bit (bit position), and write the

result in destination byte. The destination is a memory byte. The bit position is a constant. This instruction is fast, compact, and does not affect any register. Very

useful for boolean variable manipulation.

### **Instruction Overview**

mnem	dst	bit position
BSET	Mem	#pos

# **Condition Flags**

	Н	I	N	Z	С
ı					

### **Detailed Description**

dst	pos = 07
short	n = 10+2.pos
[short]	n = 10+2.pos

су	lgth
5	2
7	3

Op-Code(s)					
1n XX					
92	1n	XX			

See Also: BRES

**BTJF** 

### Bit Test and Jump if False

**BTJF** 

**Syntax** btjf dst,#pos,rel pos = [0..7], rel is relative jump label

e.g.: btjf PADR,#3,skip

**Operation** PC = PC + 3

PC = PC + rel IF (dst AND (2\*\*pos)) = 0

**Description** Read the destination byte, test the corresponding bit (bit position), and jump to

'rel' label if the bit is false (0), else continue the program to the next instruction. The tested bit is saved in the C flag. The destination is a memory byte. The bit position is a constant. The jump label points to an memory location around the instruction (relative jump). This instruction is used for boolean variable manipulation, H/W register flag tests, or I/O polling method. This instruction is fast, compact, and does not affect any register. Very useful for boolean variable

manipulation.

# **Instruction Overview**

mnem	dst	bit position	jump label
BTJF	Mem	#pos	rel

### **Condition Flags**

Н	I	N	Z	С
				С

### **Detailed Description**

dst	pos = 07
short	n = 01+2.pos
[short]	n = 01+2.pos

су	lgth
5	3
7	4

Op-Code(s)			
	0n	XX	XX
92	0n	XX	XX

See also:

BTJT

BTJT Bit Test and Jump if True BTJT

**Syntax** btjt dst,#pos,rel pos = [0..7], rel is relative jump label

e.g.: btjt PADR,#7,skip

**Operation** PC = PC + 3

PC = PC + rel IF (dst AND (2\*\*pos)) <> 0

**Description** Read the destination byte, test the corresponding bit (bit position), and jump to

'rel' label if the bit is true (1), else continue the program to the next instruction. The tested bit is saved in the C flag. The destination is a memory byte. The bit position is a constant. The jump label points to an memory location around the instruction (relative jump). This instruction is used for boolean variable manipulation, H/W

register flag tests, or I/O polling method.

#### **Instruction Overview**

mnem	dst	bit position	jump label
BTJT	Mem	#pos	rel

### **Condition Flags**

Н	I	N	Z	С
				С

### **Detailed Description**

dst	pos = 07
short	n = 00+2.pos
[short]	n = 00+2.pos

су	lgth
5	3
7	4

Op-Code(s)				
On XX XX				
92	0n	XX	XX	

See Also: BTJF

CALL Subroutine (Absolute)

**CALL** 

Syntax CALL dst e.g.: call divide32\_16

**Operation** PC = PC + lgth

(SP--) = LSB (PC) (SP--) = MSB (PC)

PC = dst

**Description** The current PC register value is pushed onto the stack, then PC is loaded with the

destination address. This instruction should be used versus CALLR when

developing a program.

**Instruction Overview** 

mnem	dst
CALL	Mem

# **Condition Flags**

Н	- 1	N	Z	С

### **Detailed Description**

dst
short
long
(X)
(short,X)
(long,X)
(Y)
(short,Y)
(long,Y)
[short]
[long.w]
([short],X)
([long.w],X)
([short],Y)
([long.w],Y)

су	lgth
5	2
6	3
5	1
6	2
7	3
6	2
7	3
8	4
7	3
8	3
8	3
9	3
8	3
9	3

Op-Code(s)			
	BD	XX	
	CD	MS	LS
	FD		
	ED	XX	
	DD	MS	LS
90	FD		
90	ED	XX	
90	DD	MS	LS
92	BD	XX	
92	CD	XX	
92	ED	XX	
92	DD	XX	
91	ED	XX	
91	DD	XX	

See Also: CALLR, RET

CALL Subroutine Relative CALLR

Syntax CALLR dst e.g.: callr chk\_pol

**Operation** PC = PC + lgth

(SP--) = LSB(PC) (SP--) = MSB(PC)PC = PC + dst

**Description** The current PC register value is pushed onto the stack, then PC is loaded with the

relative destination addresss. This instruction is used, once a program is

debugged, to shrink the overall program size.

**Instruction Overview** 

mnem	dst
CALLR	Mem

**Condition Flags** 

Н	1	N	Z	C

### **Detailed Description**

dst		
short		
[short]		

су	lgth
6	2
8	3

Op-Code(s)			
AD XX			
92	AD	XX	

See Also: CALL, RET

CLR CLEAR CLR

Syntax clr dst e.g.: clr X

**Operation** dst <= 00

**Description** The destination byte is forced to 00 value. The destination is either a memory byte

location, or a register. This instruction is compact, and does not affect any register

when used with RAM variables.

### **Instruction Overview**

mnem	dst
CLR	Mem
CLR	Reg

# **Condition Flags**

Н	I	N	Z	С
		0	1	
		0	1	

# **Detailed Description**

dst	
A	
X	
Υ	
short	
(X)	
(short,X)	
(Y)	
(short,Y)	
[short]	
([short],X)	
([short],Y)	

су	lgth
3	1
3	1
4	2
5	2
5	1
6	2
6	2
7	3
7	3
8	3
8	3

Op-Code(s)			
	4F		
	5F		
90	5F		
	3F	XX	
	7F		
	6F	XX	
90	7F		
90	6F	XX	
92	3F	XX	
92	6F	XX	
91	6F	XX	

See Also: LD

CP Compare CP

**Syntax** cp dst,src e.g.: cp A,(tbl,X)

**Operation**  $\{N, Z, C\} = Test (dst - src)$ 

**Description** The source byte is subtracted from the destination byte and the result is lost.

However, N, Z, C are updated according to the result. The destination is a register, and the source is a memory byte. This instruction generally is placed just

before a conditional jump instruction.

### **Instruction Overview**

mnem	dst	src
CP	Reg	Mem

# **Condition Flags**

Н	I	N	Z	С
		N	Z	С

# **Detailed Description**

dst	src
А	#byte
А	short
А	long
А	(X)
Α	(short,X)
Α	(long,X)
А	(Y)
Α	(short,Y)
Α	(long,Y)
А	[short]
Α	[long.w]
А	([short],X)
Α	([long.w],X)
Α	([short],Y)
А	([long.w],Y)

су	lgth
2	2
3	2
4	3
3	1
4	2
5	3
4	2
5	3
6	4
5	3
6	3
6	3
7	3
6	3
7	3

Op-Code(s)				
	A1	XX		
	B1	XX		
	C1	MS	LS	
	F1			
	E1	XX		
	D1	MS	LS	
90	F1			
90	E1	XX		
90	D1	MS	LS	
92	B1	XX		
92	C1	XX		
92	E1	XX		
92	D1	XX		
91	E1	XX		
91	D1	XX		

(Continued on next page)

# CP Detailed Description (Cont'd)

dst	src
X	#byte
X	short
X	long
X	(X)
X	(short,X)
X	(long,X)
X	[short]
X	[long.w]
X	([short],X)
X	([long.w],X)

су	lgth
2	2
3	2
4	3
3	1
4	2
5	3
5	3
6	3
6	3
7	3

Op-Code(s)					
	А3	XX	·		
	В3	XX			
	C3	MS	LS		
	F3				
	E3	XX	·		
	D3	MS	LS		
92	В3	XX			
92	C3	XX			
92	E3	XX			
92	D3	XX			

dst	src
Υ	#byte
Υ	short
Υ	long
Υ	(Y)
Υ	(short,Y)
Υ	(long,Y)
Υ	[short]
Y	[long.w]
Y	([short],Y)
Y	([long.w],Y)

су	lgth
3	3
4	3
5	4
4	2
5	3
6	4
5	3
6	3
6	3
7	3

Op-Code(s)					
90	А3	XX			
90	В3	XX			
90	C3	MS	LS		
90	F3				
90	E3	XX			
90	D3	MS	LS		
91	В3	XX			
91	C3	XX			
91	E3	XX			
91	D3	XX			

See Also:

TNZ, BCP

57

CPL Logical 1-Complement CPL

Syntax cpl dst e.g.: cpl (X)

**Operation** dst <= dst XOR FF, or FF - dst

**Description** The destination byte is read, then each bit is toggled (inverted) and the result is

written at the destination byte. The destination is either a memory byte or a register. This instruction is compact, and does not affect any register when used

with RAM variables.

### **Instruction Overview**

mnem	dst
CPL	Mem
CPL	Reg

# **Condition Flags**

Н	I	N	Z	С
		N	Z	1
		N	Z	1

### **Detailed Description**

dst
А
X
Υ
short
(X)
(short,X)
(Y)
(short,Y)
[short]
([short],X)
([short],Y)

су	lgth
3	1
3	1
4	2
5	2
5	1
6	2
6	2
7	3
7	3
8	3
8	3

Op-Code(s)				
	43			
	53			
90	53			
	33	XX		
	73			
	63	XX		
90	73			
90	63	XX		
92	33	XX		
92	63	XX		
91	63	XX		

See Also: NEG, XOR, AND, OR

DEC Decrement DEC

Syntax dec dst e.g.: dec Y

**Operation** dst <= dst - 1

**Description** The destination byte is read, then decremented by one, and the result is written at

the destination byte. The destination is either a memory byte or a register. This instruction is compact, and does not affect any register when used with RAM

variables.

### **Instruction Overview**

mnem	dst
DEC	Mem
DEC	Reg

# **Condition Flags**

Н	I	N	Z	С
		N	Z	
		N	Z	

# **Detailed description**

dst
A
X
Y
short
(X)
(short,X)
(Y)
(short,Y)
[short]
([short],X)
([short], Y)

су	lgth
3	1
3	1
4	2
5	2
5	1
6	2
6	2
7	3
7	3
8	3
8	3

Op-Code(s)				
	4A			
	5A			
90	5A			
	3A	XX		
	7A			
	6A	XX		
90	7A			
90	6A	XX		
92	3A	XX		
92	6A	XX		
91	6A	XX		

See Also: INC

# **HALT**

### **HALT Oscillator (CPU + Peripherals)**

**HALT** 

Syntax HALT

**Operation** I = 0, The Oscillator is stopped till an interrupt occur.

**Description** The interrupt mask is reset, allowing interrupts to be fetched. Then the Oscillator

is stopped thus stopping the CPU and all internal peripherals, reducing the microcontroller to its lowest possible power consumption. The micro will continue the program upon an external interrupt, by restarting the oscillator (with 4096 clock cycles delay), and then, fetching the corresponding external interrupt, which

is generally either an I/O interrupt or an external Reset.

#### **Instruction Overview**

mnem
HALT

### **Condition Flags**

Н	_	N	Z	C
	0			

### **Detailed Description**

су	lgth		Op-Co	ode(s)
2	1		8E	

See Also: WFI

INC Increment INC

Syntax inc dst e.g.: inc counter

**Operation**  $dst \le dst + 1$ 

**Description** The destination byte is read, then incremented by one, and the result is written at

the destination byte. The destination is either a memory byte or a register. This instruction is compact, and does not affect any register when used with RAM

variables.

### **Instruction Overview**

mnem	dst
INC	Mem
INC	Reg

# **Condition Flags**

Н	I	N	Z	С
		N	Z	
		N	Z	

### **Detailed Description**

dst		
А		
X		
Υ		
short		
(X)		
(short,X)		
(Y)		
(short,Y)		
[short]		
([short],X)		
([short],Y)		

су	lgth
3	1
3	1
4	2
5	2
5	1
6	2
6	2
7	3
7	3
8	3
8	3

Op-Code(s)				
	4C			
	5C			
90	5C			
	3C	XX		
	7C			
	6C	XX		
90	7C			
90	6C	XX		
92	3C	XX		
92	6C	XX		
91	6C	XX		

See Also: DEC

IRET Interrupt Return IRET

Syntax IRET

Operation CC = (++SP)A = (++SP)

X = (++SP)MSB (PC) = (++SP)

LSB (PC) = (++SP)

**Description** Placed at the end of an interrupt routine, return to the original program context

before the interrupt occurred. All registers which have been saved/pushed onto

the stack (Y excepted) are restored/popped.

**Instruction Overview** 

mnem
IRET

# **Condition Flags**

Н	I	N	Z	С
Н	- 1	N	Z	С

X: Condition Flags set or reset according to the first byte pulled from the stack

### **Detailed Description**

су	lgth
9	1

Op-Code(s)				
	80			

See Also: Interrupts, TRAP

JP Jump (absolute) JP

Syntax jp dst e.g.: jp test

**Operation** PC <= dst

**Description** The unconditional jump simply replaces the content of PC by dst. Control then

passes to the statement addressed by the program counter. This instruction

should be used instead of JRA during S/W development.

**Instruction Overview** 

mnem	dst
JP	Mem

**Condition Flags** 

Н	I	N	Z	С

### **Detailed Description**

dst
short
long
(X)
(short,X)
(long,X)
(Y)
(short,Y)
(long,Y)
[short]
[long.w]
([short],X)
([long.w],X)
([short],Y)
([long.w],Y)

су	lgth
2	2
3	3
2	1
3	2
4	3
3	2
4	3
5	4
4	3
5	3
5	3
6	3
5	3
6	3

	Op-Co	de(s)	
	ВС	XX	
	CC	MS	LS
	FC		
	EC	XX	
	DC	MS	LS
90	FC		
90	EC	XX	
90	DC	MS	LS
92	ВС	XX	
92	CC	XX	
92	EC	XX	
92	DC	XX	
91	EC	XX	
91	DC	XX	

See Also: JRA

JRA Jump Relative Always JRA

**Syntax** jra dst e.g.: jra loop

**Operation** PC <= PC + dst

**Description** Unconditional relative jump. PC is updated by the signed addition of PC and dst.

Control then passes to the statement addressed by the program counter. This instruction may be used, once the S/W debugged to fasten and shrink a program.

**Instruction Overview** 

mnem	dst
JRA	Mem

# **Condition Flags**

Н	I	N	Z	C

### **Detailed Description**

dst	
rel	·
[rel]	

су	lgth
3	2
5	3

	Op-Co	de(s)	
	20	XX	
92	20	XX	

See Also: JP

# **JRxx**

# **Conditional Jump Relative Instruction**

**JRxx** 

**Syntax** jrxx dst e.g.: jrxx loop

**Operation** PC <= PC + dst if Condition is True

**Description** Conditional relative jump. PC is updated by the signed addition of PC and dst if

the condition is true. Control then passes to the statement addressed by the

program counter. Else, the program continues normally.

### **Instruction Overview**

mnem	dst
JRxx	Mem

### **Condition Flags**

Н	I	N	Z	С

### **Instruction List**

mnem
JRC
JREQ
JRF
JRH
JRIH
JRIL
JRM
JRMI
JRNC
JRNE
JRNH
JRNM
JRPL
JRT
JRUGE
JRUGT
JRULE
JRULT

meaning	sym
Carry	
Equal	=
False	
Half-Carry	
Interrupt Line is High	
Interrupt Line is Low	
Interrupt Mask	
Minus	< 0
Not Carry	
Not Equal	<> 0
Not Half-Carry	
Not Interrupt Mask	
Plus	>= 0
True	
Unsigned Greater or Equal	>=
Unsigned Greater Then	>
Unsigned Lower or Equal	<=
Unsigned Lower Than	<

Condition
C = 1
Z = 1
False
H = 1
I = 1
N = 1
C = 0
Z = 0
H = 0
I = 0
N = 0
True
C = 0
(C  or  Z) = 0
(C or Z) = 1
C = 1

Op-Code (OC)
25
27
21
29
2F
2E
2D
2B
24
26
28
2C
2A
20
24
22
23
25

# **Detailed Description**

dst	
rel	
[rel]	

су	lgth
3	2
5	3

Op-Code(s)			
	OC	XX	
92	OC	XX	

LD Load LD

Syntax Id dst,src e.g.: Id A,#\$15

**Operation** dst <= src

**Description** Load the destination byte with the source byte.

**Instruction Overview** 

mnem	dst	src
LD	reg	mem
LD	mem	reg
LD	reg	reg
LD	S	reg
LD	reg	S

# **Condition Flags**

Н	1	N	Z	C
		N	Z	
		N	Z	

# **Detailed Description**

dst	src
А	#byte
А	short
А	long
А	(X)
А	(short,X)
А	(long,X)
А	(Y)
А	(short,Y)
А	(long,Y)
А	[short]
А	[long.w]
А	([short],X)
А	([long.w],X)
А	([short],Y)
А	([long.w],Y)

су	lgth
2	2
3	2
4	3
3	1
4	2
5	3
4	2
5	3
6	4
5	3
6	3
6	3
7	3
6	3
7	3

Op-Code(s)			
	A6	XX	
	B6	XX	
	C6	MS	LS
	F6		
	E6	XX	
	D6	MS	LS
90	F6		
90	E6	XX	
90	D6	MS	LS
92	B6	XX	
92	C6	XX	
92	E6	XX	
92	D6	XX	
91	E6	XX	
91	D6	XX	·

# LD Detailed Description (Cont'd)

dst	src
short	А
long	А
(X)	А
(short,X)	А
(long,X)	А
(Y)	А
(short,Y)	А
(long,Y)	А
[short]	А
[long.w]	А
([short],X)	А
([long.w],X)	А
([short],Y)	А
([long.w],Y)	А

су	lgth
4	2
5	3
4	1
5	2
6	3
5	2
6	3
7	4
6	3
7	3
7	3
8	3
7	3
8	3

Op-Code(s)			
	В7	XX	
	C7	MS	LS
	F7		
	E7	XX	
	D7	MS	LS
90	F7		
90	E7	XX	
90	D7	MS	LS
92	В7	XX	
92	C7	XX	
92	E7	XX	
92	D7	XX	
91	E7	XX	
91	D7	XX	

dst	src
X	#byte
X	short
X	long
X	(X)
X	(short,X)
X	(long,X)
X	[short]
X	[long.w]
Х	([short],X)
X	([long.w],X)

су	lgth
2	2
3	2
4	3
3	1
4	2
5	3
5	3
6	3
6	3
7	3

Op-Code(s)			
	AE	XX	
	BE	XX	
	CE	MS	LS
	FE	·	
	EE	XX	
	DE	MS	LS
92	BE	XX	
92	CE	XX	
92	EE	XX	
92	DE	XX	

dst	src
short	X
long	X
(X)	X
(short,X)	X
(long,X)	Х
[short]	X
[long.w]	Х
([short],X)	Х
([long.w],X)	Х

су	lgth
4	2
5	3
4	1
5	2
6	3
6	3
7	3
7	3
8	3

Op-Code(s)			
	BF	XX	
	CF	MS	LS
	FF		
	EF	XX	
	DF	MS	LS
92	BF	XX	
92	CF	XX	
92	EF	XX	
92	DF	XX	

# LD Detailed Description (Cont'd)

dst	src
Υ	#byte
Y	short
Y	long
Υ	(Y)
Y	(short,Y)
Y	(long,Y)
Y	[short]
Υ	[long.w]
Y	([short],Y)
Υ	([long.w],Y)

су	lgth
3	3
4	3
5	4
4	2
5	3
6	4
5	3
6	3
6	3
7	3

Op-Code(s)			
90	AE	XX	
90	BE	XX	
90	CE	MS	LS
90	FE		
90	EE	XX	
90	DE	MS	LS
91	BE	XX	
91	CE	XX	
91	EE	XX	
91	DE	XX	

dst	src
short	Y
long	Υ
(Y)	Υ
(short,Y)	Y
(long,Y)	Y
[short]	Υ
[long.w]	Y
([short],Y)	Y
([long.w],Y)	Y

су	lgth
5	3
6	4
5	2
6	3
7	4
6	3
7	3
7	3
8	3

Op-Code(s)			
90	BF	XX	
90	CF	MS	LS
90	FF		
90	EF	XX	
90	DF	MS	LS
91	BF	XX	
91	CF	XX	
91	EF	XX	
91	DF	XX	·

dst	src
X	A
А	Х
Y	А
А	Y
Y	Х
Х	Υ
А	S
S	A
Х	S
S	X
Υ	S
S	Υ

су	lgth
2	1
2	1
3	2
3	2
3	2
2	1
2	1
2	1
2	1
2	1
3	2
3	2

Op-Code(s)				
	97			
	9F			
90	97			
90	9F			
90	93			
	93			
	9E			
	95			
	96			
	94			
90	96			
90	94			

See Also: CLR

56/96

MUL Multiply (unsigned) MUL

**Syntax** mul dst,src e.g.: mul X,A

**Operation** dst:src <= dst x src

**Description** The source byte, is multiplied (unsigned), with the destination byte. The 16 bit

MSB word result is saved in dst location, and the LSB one in src location.

### **Instruction Overview**

mnem	dst	src
MUL	X:A	X, A
MUL	Y:A	Y, A

# **Condition Flags**

Н	I	N	Z	С
0				0
0				0

# **Detailed Description**

dst	src
X	А
Y	А

су	lgth
11	1
12	2

Op-Code(s)				
42				
90	42			

See Also: ADD, ADC, SUB, SBC

**NEG** 

# **Negate (Logical 2-Complement)**

**NEG** 

**Syntax** neg dst e.g.: neg (X)

**Operation**  $dst \le (dst XOR FF) + 1$ , or 00 - dst

**Description** The destination byte is read, then each bit is toggled (inverted), and the result is

incremented before it is written at the destination byte. The destination is either a memory byte or a register. The Carry is cleared if the result is zero. This instruction is used to negate signed values. This instruction is compact, and does

not affect any register when used with RAM variables.

#### **Instruction Overview**

mnem	dst
NEG	Mem
NEG	Reg

### **Condition Flags**

	Н	I	N	Z	С
I			N	Z	С
I			N	Z	С

### **Detailed Description**

dst
А
X
Υ
short
(X)
(short,X)
(Y)
(short,Y)
[short]
([short],X)
([short],Y)

су	lgth
3	1
3	1
4	2
5	2
5	1
6	2
6	2
7	3
7	3
8	3
8	3

Op-Code(s)			
	40		
	50		
90	50		
	30	XX	
	70		
	60	XX	
90	70		
90	60	XX	
92	30	XX	
92	60	XX	
91	60	XX	

See Also:

CPL, AND, OR, XOR

NOP No operation NOP

**Syntax** nop

Operation

**Description** Does nothing. This instruction can be used either to disable an instruction, or to

build a waiting delay.

**Instruction Overview** 

mnem	
NOP	

# **Condition Flag**

Н	I	N	Z	С

# **Detailed Description**

су	lgth
2	1

Op-Code(s)				
	9D			

See Also: JRF

OR Logical OR OR

Syntax or dst,src e.g.: or A,#%00110101

**Operation** dst <= dst OR src

**Description** The source byte, is ORed with the destination byte and the result is stored in the

destination byte. The source is a memory byte, and the destination is the

Accumulator register.

**Truth Table** 

OR	0	1
0	0	1
1	1	1

### **Instruction Overview**

mn	em	dst	src
0	R	А	Mem

# **Condition Flags**

Н	I	N	Z	С
		N	Z	

### **Detailed Description**

dst	src
А	#byte
A	short
A	long
A	(X)
А	(short,X)
А	(long,X)
A	(Y)
А	(short,Y)
A	(long,Y)
А	[short]
А	[long.w]
А	([short],X)
А	([long.w],X)
А	([short],Y)
А	([long.w],Y)

су	lgth
2	2
3	2
4	3
3	1
4	2
5	3
4	2
5	3
6	4
5	3
6	3
6	3
7	3
6	3
7	3

Op-Code(s)				
	AA	XX		
	ВА	XX		
	CA	MS	LS	
	FA			
	EA	XX		
	DA	MS	LS	
90	FA			
90	EA	XX		
90	DA	MS	LS	
92	BA	XX		
92	CA	XX		
92	EA	XX		
92	DA	XX		
91	EA	XX		
91	DA	XX		

See Also: AND, XOR, CPL, NEG

POP Pop from Stack POP

Syntax pop dst e.g.: pop CC

Operation  $dst \le (++SP)$ 

Description Restore from the stack a data byte which will be placed in dst location. The stack

pointer is incremented by one. Use to restore a register value.

### **Instruction Overview**

mnem	dst
POP	А
POP	Х
POP	Υ
POP	CC

# **Condition Flag**

Н	I	N	Z	С
Н	I	N	Z	С

X: Load Condition Flag from the stack

# **Detailed Description**

dst	
Α	
X	
Υ	
CC	

су	lgth
4	1
4	1
5	2
4	1

Op-Code(s)			
	84		
	85		
90	85		
	86		

See Also: PUSH, RSP

PUSH Push into the Stack PUSH

**Syntax** push src e.g.: push A

**Operation** (SP--) <= dst

**Description** Save into the stack the dst byte location. The stack pointer is decremented by

one. Used to save a register value.

### **Instruction Overview**

mnem	dst
PUSH	А
PUSH	Х
PUSH	Υ
PUSH	CC

# **Condition Flag**

Н	I	N	Z	С

# **Detailed Description**

dst
А
X
Y
CC

су	lgth
3	1
3	1
4	2
3	1

Op-Code(s)			
	88		
	89		
90	89		
	8A		

See Also: POP, RSP

RCF Reset Carry Flag RCF

**Description** Clear the carry flag of the CC register. May be used as a boolean used controlled

flags.

**Instruction Overview** 

mnem	
RCF	

# **Condition Flags**

Н	I	N	Z	С
				0

# **Detailed Description**

су	lgth
2	1

Op-Code(s)			
	98		

See Also: SCF

RET Return from subroutine RET

Syntax ret

**Operation** MSB (PC) = (++SP)

LSB(PC) = (++SP)

**Description** Restore the PC from the stack. The stack pointer is incremented twice. This

instruction is the last one of a subroutine.

**Instruction Overview** 



**Condition Flags** 

Н	I	N	Z	С

### **Detailed Description**

су	lgth
6	1

Op-Code(s)			
	81		

See Also: CALL, CALLR

RIM Reset Interrupt Mask/Enable Interrupt RIM

**Description** Clear the Interrupt mask of the CC register, which enable interrupts. This

instruction is generally put in the main program, after the reset routine, once all desired interrupts have been properly configured. This instruction is not needed

before both WFI and HALT instructions.

**Instruction Overview** 

mnem	_
RIM	_

**Condition Flags** 

Н	I	N	Z	С
	0			

# **Detailed Description**

су	lgth
2	1

Op-Code(s)			
	9A		

See Also: SIM

**RLC** 

# **Rotate Left Logical through Carry**

**RLC** 

Syntax

rlc

dst

e.g.:

rlc

(X)

Operation

**Description** The destination is either a memory byte or a register. This instruction is compact,


and does not affect any register when used with RAM variables.

### **Instruction Overview**

RLC	Mem
RLC	Reg
RLC	Mem

# **Condition Flag**

Н	I	N	Z	С
		N	Z	bit 7
		N	Z	bit 7



### **Detailed Description**

dst
Α
X
Υ
short
(X)
(short,X)
(Y)
(short,Y)
[short]
([short],X)
([short],Y)

CV	lgth
су	igiii
3	1
3	1
4	2
5	2
5	1
6	2
6	2
7	3
7	3
8	3
8	3

Op-Code(s)				
	49			
	59			
90	59			
	39	XX		
	79			
	69	XX		
90	79			
90	69	XX		
92	39	XX		
92	69	XX		
91	69	XX		

See Also:

RRC, SLL, SRL, SRA, ADC, SWAP, SLA

RRC

# **Rotate Right Logical through Carry**

**RRC** 

Syntax

rrc

dst

e.g.:

(X)

Operation

**Description** The destination is either a memory byte location or a register. This instruction is


compact, and does not affect any register when used with RAM variables.

### **Instruction Overview**

mnem	dst
RRC	Mem
RRC	Reg

# **Condition Flag**

Н	I	N	Z	С
		N	Z	bit 0
		N	Z	bit 0



# **Detailed Description**

dst		
Α		
X		
Υ		
short		
(X)		
(short,X)		
(Y)		
(short,Y)		
[short]		
([short],X)		
([short],Y)		

су	lgth
3	1
3	1
4	2
5	2
5	1
6	2
6	2
7	3
7	3
8	3
8	3

Op-Code(s)				
	46			
	56			
90	56			
	36	XX		
	76			
	66	XX		
90	76			
90	66	XX		
92	36	XX		
92	66	XX		
91	66	XX		

See Also:

RLC, SRL, SLL, SRA, SWAP, ADC, SLA

RSP Reset Stack Pointer RSP

Syntax rsp

**Operation** SP = Reset Value

**Description** Reset the stack pointer to its reset initial value. This instruction may be put as first

executed instruction in the reset routine.

**Trick** It may be used to test current stack size used with an ST7 independent program.

**Instruction Overview** 



# **Condition Flags**

Н	I	N	Z	С

# **Detailed Description**

су	lgth
2	1

Op-Code(s)			
·	9C	·	

See Also: PUSH, POP

SBC Substraction with Carry SBC

**Syntax** sbc dst,src e.g.: sbc A,#\$15

**Operation** dst <= dst - src - C

**Description** The source byte, along with the carry flag, is subtracted from the destination byte

and the result is stored in the destination byte. The source is a memory byte, and

the destination is the A register.

### **Instruction Overview**

mnem	dst	src
SBC	А	Mem

# **Condition Flags**

Н	Ι	N	Z	C
		N	Z	С

### **Detailed Description**

dst	src
А	#byte
А	short
A	long
A	(X)
А	(short,X)
А	(long,X)
А	(Y)
A	(short,Y)
А	(long,Y)
A	[short]
A	[long.w]
А	([short],X)
А	([long.w],X)
А	([short],Y)
А	([long.w],Y)

су	lgth
2	2
3	2
4	3
3	1
4	2
5	3
4	2
5	3
6	4
5	3
6	3
6	3
7	3
6	3
7	3

Op-Code(s)			
	A2	XX	
	B2	XX	
	C2	MS	LS
	F2		
	E2	XX	
	D2	MS	LS
90	F2		
90	E2	XX	
90	D2	MS	LS
92	B2	XX	
92	C2	XX	
92	E2	XX	
92	D2	XX	
91	E2	XX	
91	D2	XX	

See Also: ADD,SUB,SBC, MUL

SCF Set Carry Flag SCF

**Description** Set the carry flag of the CC register. It may be used as user controlled flag.

**Instruction Overview** 



# **Condition Flags**

Н	I	N	Z	С
			·	1

# **Detailed Description**

су	lgth
2	1

Op-Code(s)			
	99		

See Also: RCF

Set Interrupt Mask/Disable Interrupt

SIM

 $\begin{array}{ccc} \text{Syntax} & \text{sim} \\ \text{Operation} & \text{I} = 1 \\ \end{array}$ 

Description Set the Interrupt mask of the CC register, which disables interrupts. This

instruction is useless at the beginning of an interrupt/reset routine

**Instruction Overview** 

mnem
SIM

# **Condition Flags**

Н	I	N	Z	С
	1			

# **Detailed Description**

су	lgth
2	1

Op-Code(s)			
	9B		

See Also: RIM

SLA Shift Left Arithmetic SLA

Syntax sla dst e.g.: sla (X)

Operation

**Description** The destination is either a memory byte or a register. This instruction is equivalent


to SLL one.

### **Instruction Overview**

mnem	dst
SLA	Mem
SLA	Reg

# **Condition Flags**

Н	I	N	Z	С
		Ζ	Z	bit 7
		N	Z	bit 7



# **Detailed Description**

dst
А
X
Υ
short
(X)
(short,X)
(Y)
(short,Y)
[short]
([short],X)
([short],Y)

су	lgth
3	1
3	1
4	2
5	2
5	1
6	2
6	2
7	3
7	3
8	3
8	3

Op-Code(s)			
	48		
	58		
90	58		
	38	XX	
	78		
	68	XX	
90	78		
90	68	XX	
92	38	XX	
92	68	XX	
91	68	XX	

See Also: SRL, SRA, RRC, RLC, SWAP, SLL

SLL Shift Left Logical SLL

Syntax sll dst e.g.: sll (X)

Operation

**Description** The destination is either a memory byte or a register.It double the affected value.

This instruction is compact, and does not affect any register when used with RAM


variables.

### **Instruction Overview**

mnem	dst
SLL	Mem
SLL	Reg

# **Condition Flags**

Н	-	N	Z	С
		N	Z	bit 7
		N	Z	bit 7



## **Detailed Description**

dst
Α
X
Υ
short
(X)
(short,X)
(Y)
(short,Y)
[short]
([short],X)
([short],Y)

су	lgth
3	1
3	1
4	2
5	2
5	1
6	2
6	2
7	3
7	3
8	3
8	3

Op-Code(s)			
	48		
	58		
90	58		
	38	XX	
	78		
	68	XX	
90	78		
90	68	XX	
92	38	XX	
92	68	XX	
91	68	XX	·

See Also: SLA, SRA, SRL, RRC, RLC, SWAP

SRA Shift Right Arithmetic SRA

**Syntax** sra dst e.g.: sra (X)

Operation

**Description** The destination is either a memory byte or a register. It perform an signed division

by 2: The sign bit 7 is not modified. This instruction is compact, and does not affect


any register when used with RAM variables.

### **Instruction Overview**

mnem	dst
SRA	Mem
SRA	Reg

## **Condition Flags**

Н	I	N	Z	С
		N	Z	bit 0
		N	Z	bit 0



## **Detailed Description**

dst
Α
X
Υ
short
(X)
(short,X)
(Y)
(short,Y)
[short]
([short],X)
([short],Y)

су	lgth
3	1
3	1
4	2
5	2
5	1
6	2
6	2
7	3
7	3
8	3
8	3
8	

Op-Code(s)			
	47		
	57		
90	57		
	37	XX	
	77		
	67	XX	
90	77		
90	67	XX	
92	37	XX	
92	67	XX	
91	67	XX	

See Also:

SRL, SLL, RRC, RLC, SWAP

SRL Shift Right Logical SRL

Syntax srl dst e.g.: srl (X)

Operation

**Description** The destination is either a memory byte or a register.It perform an unsigned

division by 2. This instruction is compact, and does not affect any register when


used with RAM variables.

### **Instruction Overview**

mnem	dst
SRL	Mem
SRL	Reg

## **Condition Flags**

Н	ı	N	Z	С
		0	Z	bit 0
		0	Z	bit 0



## **Detailed Description**

dst	]
A	]
Χ	]
Υ	]
short	]
(X)	]
(short,X)	]
(Y)	]
(short,Y)	]
[short]	]
([short],X)	
([short],Y)	1

су	lgth
3	1
3	1
4	2
5	2
5	1
6	2
6	2
7	3
7	3
8	3
8	3

Op-Code(s)			
	44		
	54		
90	54		
	34	XX	
	74		
	64	XX	
90	74		
90	64	XX	
92	34	XX	
92	64	XX	·
91	64	XX	

See Also:

RLC, RRC, SRL, SRA, SWAP, SLL

SUB Substraction SUB

Syntax sub dst,src e.g.: sub A,#%11001010

**Operation** dst <= dst - src

**Description** The source byte is subtracted from the destination byte and the result is stored in

the destination byte. The source is a memory byte, and the destination is the A

register.

### **Instruction Overview**

mnem	dst	src
SUB	А	Mem

## **Condition Flags**

Н	I	N	Z	С
		N	Z	С

### **Detailed Description**

dst	src
A	#byte
А	short
A	long
A	(X)
А	(short,X)
А	(long,X)
А	(Y)
A	(short,Y)
A	(long,Y)
A	[short]
A	[long.w]
А	([short],X)
А	([long.w],X)
А	([short],Y)
A	([long.w],Y)

су	lgth
2	2
3	2
4	3
3	1
4	2
5	3
4	2
5	3
6	4
5	3
6	3
6	3
7	3
6	3
7	3

Op-Code(s)				
	A0	XX		
	B0	XX		
	C0	MS	LS	
	F0			
	E0	XX		
	D0	MS	LS	
90	F0			
90	E0	XX		
90	D0	MS	LS	
92	B0	XX		
92	C0	XX		
92	E0	XX		
92	D0	XX		
91	E0	XX	·	
91	D0	XX	·	

See Also: ADD, ADC, SBC, MUL

SWAP Swap nibbles SWAP

**Syntax** swap dst e.g.: swap counter

Operation

**Description** The destination byte upper and low nibbles are swapped over. The destination is

either a memory byte or a register. This instruction is compact, and does not affect

any register when used with RAM variables.

**Instruction Overview** 

mnem	dst
SWAP	Mem
SWAP	Reg

## **Condition Flags**

Н	I	N	Z	С
		N	Z	
		N	Z	

## **Detailed Description**

dst	
А	
X	
Υ	
short	
(X)	
(short,X)	
(Y)	
(short,Y)	
[short]	
([short],X)	
([short],Y)	

су	lgth
3	1
3	1
4	2
5	2
5	1
6	2
6	2
7	3
7	3
8	3
8	3

Op-Code(s)					
4E					
	5E				
90	5E				
	3E	XX			
	7E				
	6E	XX			
90	7E				
90	6E	XX			
92	3E	XX			
92	6E	XX			
91	6E	XX			

See Also: RRC, RLC, SLL, SRL, SRA

TNZ
Test for Negative or Zero
TNZ

Syntax tnz dst e.g.: tnz A

**Operation**  $\{N, Z\} = Test(dst)$ 

**Description** The destination byte is tested and both N and Z flags are updated

accordingly. This instruction is compact, and does not affect any register when

used with RAM variables.

### **Instruction Overview**

mnem	dst
TNZ	Mem
TNZ	Reg

## **Condition Flags**

Н	I	N	Z	С
		N	Z	
		N	Z	

## **Detailed Description**

dst
А
Х
Υ
short
(X)
(short,X)
(Y)
(short,Y)
[short]
([short],X)
([short],Y)

су	lgth
3	1
3	1
4	2
4	2
4	1
5	2
5	2
6	3
6	3
7	3
7	3

Op-Code(s)				
	4D			
	5D			
90	5D			
	3D	XX		
	7D			
	6D	XX		
90	7D			
90	6D	XX		
92	3D	XX		
92	6D	XX		
91	6D	XX		

See Also: CP, BCP

TRAP Software Interrupt TRAP

Syntax TRAP

**Operation** PC = PC + 1

(SP--) = LSB (PC) (SP--) = MSB (PC)

(SP--) = X (SP--) = A(SP--) = CC

PC = Vector Contents

**Description** When processed, this instruction force the trap interrupt to occur and to be

processed. It cannot be masked by I flag.

**Instruction Overview** 

mnem
TRAP

**Condition Flags** 

Н	I	N	Z	С
	1			

### **Detailed Description**

су	lgth	
10	1	

Op-Code(s)				
	83			

See Also: IRET

WFI Wait for Interrupt (CPU Stopped, Low Power Mode) WFI

Syntax WFI

**Operation** I = 0, The CPU Clock is stopped till an interrupt occur. Internal Peripheral are still

running.

**Description** The interrupt flag is cleared, allowing interrupts to be fetched. Then the CPU clock

is stopped, reducing the microcontroller to a lower power consumption. The micro

will continue the program upon an internal or external interrupt.

### **Instruction Overview**

mnem	
WFI	

## **Condition Flags**

Н	I	N	Z	С
	0			

### **Detailed Description**

су	lgth	
2	1	

Op-Code(s)			
	8F		

See Also: HALT

XOR Logical Exclusive OR XOR

Syntax xor dst,src e.g.: xor A,#%00110101

**Operation** dst <= dst XOR src

**Description** The source byte, is XORed with the destination byte and the result is stored in the

destination byte. The source is a memory byte, and the destination is the A

register.

**Truth Table** 

XOR	0	1
0	0	1
1	1	0

### **Instruction Overview**

mnem	dst	src
XOR	А	Mem

## **Condition Flags**

Н	I	N	Z	С
		N	Z	

### **Detailed Description**

dst	src
А	#byte
А	short
А	long
А	(X)
Α	(short,X)
А	(long,X)
А	(Y)
Α	(short,Y)
А	(long,Y)
А	[short]
А	[long.w]
Α	([short],X)
А	([long.w],X)
А	([short],Y)
А	([long.w],Y)

су	lgth
2	2
3	2
4	3
3	1
4	2
5	3
4	2
5	3
6	4
5	3
6	3
6	3
7	3
6	3
7	3

Op-Code(s)				
	A8	XX		
	B8	XX		
	C8	MS	LS	
	F8			
	E8	XX		
	D8	MS	LS	
90	F8			
90	E8	XX		
90	D8	MS	LS	
92	B8	XX		
92	C8	XX		
92	E8	XX		
92	D8	XX		
91	E8	XX		
91	D8	XX		

See Also: AND, OR, CPL, NEG

# **5 SOFTWARE Library**

In order to simplify and hasten the development of any ST7 application, many useful standard routines are shown in this chapter. They are general purpose ones, since they do not interact with any H/W cell. These routines are split in 8 main groups:

#### Table of Contents:

### 5.1 Tips:

How to increment A up to XX? How to decrement A down to XX?

How to convert A, (hex. value between \$00 (0) and \$63 (99)) to decimal?

How to deduce a parity bit of X content value? (returned in C)

- 5.2 Dynamic Bit Set/Reset
- 5.3 Implementation of jump call vector tables
- 5.4 Unsigned Word Multiplication
- 5.5 Unsigned Long Word by Word Division
- 5.6 Min./Max. Check
- 5.7 Range Check

### **5.1 TIPS GENERAL TRICKS**

#### Trick 1:How to increment A up to XX?

clr A; A=00h.

loop1 cp A,#18; 18 is our example, you can take #XX.

jreq exit1; when A=#18, exit.

adc A,#0 ; The advantage to use adc and not add (add A,#1) is irnc loop1 ; that when A=#18, C=0 and A keeps the good value.

; The instruction jra is also possible.

#### exit 1

### Trick 2: How to decrement A down to XX?

Id A,#\$FF ; A is put at FF to be greater than #XX

loop2 cp A,#\$A5 ; A5 is here our example, you can take any value #XX.

jreq exit2 ; When A=#\$A5, exit.

adc A,#\$FF

jrc loop2 ; The instruction jra is also possible.

#### exit 2

#### Trick 3: How to convert A, hexa value between \$00 (0) and \$63 (99) in decimal?

clr dec\_nbr ; dec\_nbr is the variable used to store the decimal number

temp sub A,#10 ; each nibbles represent 2 decimal digits 0..9,0..9

jrc unit
inc dec\_nbr
ira temp

unit add A,#10 ; We add 10 because we substracted it one more time.

swap dec\_nbr ; We put the number of tens in the MSB part.OR A,dec\_nbr ; A contains the rest, we add it with tens.

#### Trick 4: How to deduce a parity bit of X content value? (returned in C)

ld Y,#8 ; Number of bits to shift.

clr A

loop srl X ; Unsigned division of X by 2

adc A,#0 ; A is equal to the number of 1 in X.

dec Y

jrne loop ; Continue until Y=0.

srl A ; If Carry=1, X not even; if Carry=0, X even.

## 5.2 DBSET/DBRES, Dynamic Bit Set/Reset

Inputs: reg XThe byte address to manipulate

reg AThe bit position

**Action**: Set or Reset the bit number A (0..7) at byte address X

Output: No register modified

#### Variable definition:

WORDS

segment 'rom'

bittbl dc.b \$01,\$02,\$04,\$08,\$10,\$20,\$40,\$80

### **Program Listing:**

**WORDS** 

segment 'rom'

### ; Dynamic Bit set

.dbset push CC ; Push CC into the stack to save its value.

push A ; Push A into the stack to save its value. and A,#\$07 ; To have a bit number between 0 and 7.

ld Y,A

ld A,(bittbl,Y); Point on the corresponding mask.

or  $A_{,}(X)$ 

ld (X),A ; Put the result at X address.
pop A ; Restore A from the stack.
pop CC ; Restore CC from the stack.

ret

### ; Dynamic bit reset

.dbres push CC

push A

and A,#\$07

ld Y,A

ld A,(bittbl,Y)

cpl A and  $A_{,}(X)$ 

ld (X),A pop A

pop A

ret

## 5.3 JMPCALLTBL, Implementation of jump/call vector tables

**Inputs:** X BYTEThe selected function (1)

ptr WORDVector table address

(1)X = 00..7FJump Function[X] X = 80..FFCall Function[X]

Action:Implement a function array (smallest and fastest way)

## Variable definition:

```
WORDS
```

segment 'rom'

.ptr DC.W fn0,fn1,fn2,null,fn4
.fn0 inc X
ret
.fn1 srl X
ret
.fn2 sll X

ret

.fn4 dec X ret

ret

## **Program Listing**

### **JPCALLFNX**

.null

jump

sll X jrnc jump ; If no overflow by shifting left X, jump. call jump nop

ret

 $Id \hspace{1cm} A, (\{ptr+1\}, X) \hspace{3mm} ; \hspace{3mm} Load \hspace{3mm} of \hspace{3mm} the \hspace{3mm} address \hspace{3mm} of \hspace{3mm} the \hspace{3mm} function$ 

push A ; to execute in A.

 $Id \qquad \quad A, (ptr, X)$ 

push A ret

5/

## 5.4 Unsigned Word Multiplication

```
Multiplication A * B
; DATE :
                  21/11/96
; REVISION:
                  V01.00
; SOFTWARE DESCRIPTION: This routine multiplies two 16 bit numbers
                   A and B, the result is saved into four 8 bits
                   registers (16x16= 32 bits)
                   A and B >= 0.
; INPUT PARAMETERS :
                            OPERAND_A registers contain the number A.
                   OPERAND_B registers contain the number B.
; OUTPUT PARAMETERS :
                              res registers contain the result.
;BYTE:
                  63 bytes
                     ;***** program *****
;EXAMPLE:
                   Id A,#$F3
                   Id operand_a,A
                   Id A,#$D3
                   Id {operand_a+1},A
                   Id A,#$FC
                   Id operand b,A
                   Id A,#$C3
                   Id {operand_b+1},A
                   CALL multiw
                   - do...
                   - do...
                :**** subroutine *****
                   . multiw
                  END
```

86/96

## .multiw push A ; save Accumulator in stack push X ; save X register in stack ld X,operand\_b ; \ ld A,operand\_a ; | Multiplies MSB operand mul X,A;/ Id res,X; and store in the 2 MSB result registers Id {res+1},A Id X,{operand\_a+1} Id A,{operand\_b+1} ; | Multiplies LSB operand mul X,A ; and store in the 2 LSB result registers Id {res+2},X Id {res+3},A ld X,operand\_a ; \ ; | Multiplies cross operands Id A,{operand\_b+1} mul X,A add A,{res+2} ; Add to previous result Id {res+2},A ld A,X adc A,{res+1} Id {res+1},A Id A,res adc A,#0 ld res,A ld X,operand\_b ld A,{operand a+1} ; | Multiplies cross operands mul X,A add A,{res+2} ; Add to previous result Id {res+2},A ld A,X adc A,{res+1}

Id {res+1},A Id A,res adc A,#0 Id res,A pop X

pop A

87/96

; restore context before the CALL ; restore context before the CALL

; and go back to main program

## 5.5 Unsigned Long Word by Word Division

```
Long by Word division A/B
; DATE :
                    22/11/96
; REVISION :
                      V01.00
; ; SOFTWARE DESCRIPTION: This routine divides one 32 bits number A by
                a 16-bit number B. The result is saved in two
                registers.
                A and B >= 0.
; INPUT PARAMETERS :
                             DIVIDEND registers contain the DIVIDEND (32 b).
                DIVISOR registers contain the DIVISOR (16 b).
; INTERNAL PARAMETERS: TEMPQUOT registers contain the QUOTIENT
                temporary value (32 b).
; OUTPUT PARAMETERS :
                              QUOTIENT registers contain the result (16 b).
                As the result is not stored on 32 bits, this
                division is not valid in the general case.
: BYTE:
                    94 bytes
                      ;***** program *****
; EXAMPLE :
                   Id A,#$0E
                   Id dividend,A
                   Id A,#$DC
                   Id {dividend+1},A
                   Id A,#$BA
                   Id {dividend+2},A
                   Id A,#$98
                   Id {dividend+3},A
                   Id A,#$AB
                   Id divisor,A
                   Id A,#$CD
                   Id {divisor+1},A
                   CALL div Ixw
                   - do...
                   - do...
                 ;**** subroutine *****
                    . div_lxw
                   END
```

88/96

```
.div_lxw
           push A
                             ; save Accumulator in stack
           push X
                             ; save X register in stack
           ld X,#32
                           ; Initialization process
           Id A,#0
                            ; We use the load instruction
           Id quotient,A ; which is faster than the
           Id {quotient+1},A
                                 ; clear instruction for
           ld tempquot,A
                                 ; multiple short datas.
           Id {tempquot+1},A
                                ; For a smaller code size
           Id {tempquot+2},A
                                ; you'd better use the clear
           Id {tempquot+3},A
                                  ; instruction
.execute
           sla {dividend+3} ;Shift left dividend with 32 leading Zeros
           rlc {dividend+2}
           rlc {dividend+1}
           rlc dividend
           rlc {tempquot+3}
           rlc {tempquot+2}
           rlc {tempquot+1}
           rlc tempquot
           sla {quotient+1}
                                ; The result cannot be greater than 16 bits
                              ; so we can shift left the quotient
           rlc quotient
           ld A,tempquot
                                ; Test is left dividend is greater or equal
           or A,{tempquot+1}
                                  ; to the divisor
           jrne dividendlsgreater
           Id A,{tempquot+2}
           cp A, divisor
           jrugt dividendlsgreater
           jrult nosubstract
           Id A,{tempquot+3}
           cp A,{divisor+1}
           jrult nosubstract
.dividendlsgreater
                       ; Subtract divisor from left dividend
           Id A,{tempquot+3}
           sub A,{divisor+1}
           Id {tempquot+3},A
```

## **SOFTWARE Library**

Id A,{tempquot+2}
sbc A,divisor
Id {tempquot+2},A

Id A,{tempquot+1}

sbc A,#0

Id {tempquot+1},A

Id A,tempquot sbc A,#0 Id tempquot,A

inc {quotient+1}
jrne nosubstract

; The result cannot be greater than 16 bits ; so we can increment the quotient

tions

inc quotient

### .nosubtract

dec X; Decrement loop counter

jrne execute ; if X = 0 then exit else continue

pop X ; restore context before the CALL pop A ; restore context before the CALL ret ; and go back to main program

### 5.6 Min./Max. Check

```
CHECK MIN / MAX
; DATE :
                   22/11/96
: REVISION :
                     V01.00
; SOFTWARE DESCRIPTION: This routine tests if a 16 bit numbers value
               is within a predefined range.
                  MIN =< DATA =< MAX
; INPUT PARAMETERS :
                            DATA registers contain the number to test.
                MIN registers contain the minimum value.
                MAX registers contain the maximum value.
; OUTPUT PARAMETERS :
                              The C flag is updated according to the result.
                C=1 means that the test has failed.
; BYTE:
                   32 bytes
; EXAMPLE :
                      ;***** program *****
        Id A,#$25
        Id data,A
        Id A,#$00
        Id {data+1},A
        Id A,#$00
        Id min,A
         Id A,#$C3
        Id {min+1},A
        Id A,#$CC
        Id max,A
         ld A,#$05
        Id \{max+1\},A
        CALL check_min_max
        - do...
        - do...
        ;**** subroutine *****
        .check_min_max
        END
```

**/** 

```
.check_min_max
           push A; save Accumulator in stack
           push X; save X register in stack
           Id X,data; get DATA MSB in X
           Id A,{data+1}
                               ; get DATA LSB in A
           cp X,max
                              ; Compare MSB with MAX
           jrugt out_of_range
                                 ; if greater than exit
                                 ; else if equals compare LSB
           jrne comp_min
           cp A,{max+1}
           jrugt out_of_range
                                 ; LSB greater than exit
comp_min
           cp X,min
                              ; same thing with the LSB and the min value
           jrult out_of_range
           jrne in_range
           cp A,{min+1}
           jrult out_of_range
in_range
           rcf
                          ; Value in range so reset C flag
           jra exit
                           ; the value is within the two values
out_of_range
           scf
                           ; Value out of range so set C flag
exit
                            ; restore context before the CALL
           pop X
                            ; restore context before the CALL
           pop A
           ret
                          ; and go back to main program
```

### 5.7 Range Check

```
CHECK RANGE for a WORD
; DATE :
                   22/11/96
; REVISION :
                     V01.00
; SOFTWARE DESCRIPTION: This routine tests if a 16 bit numbers value
                is within a predefined range
                  MEDIAN - DELTA =< DATA =< MEDIAN + DELTA
                            DATA registers contain the number to test.
; INPUT PARAMETERS :
                MEDIAN registers contain the median value.
                DELTA registers contain the delta value to add
                and subtract to the MEDIAN value.
                              The C flag is updated according to the result.
; OUTPUT PARAMETERS :
                C=1 means that the test has failed.
: NOTES:
                    This routine uses three previous sub routines.
           check_min_max
                addw
                subw
; BYTE:
                   66 bytes
; EXAMPLE : ;***** program *****
        ld A,#$25
        Id data,A
        Id A,#$00
        Id {data+1},A
        Id A,#$00
        ld delta,A
        ld A,#$23
        Id {delta+1},A
        Id A,#$CC
        Id median,A
        ld A,#$05
        Id {median+1},A
         CALL check_range
        - do...
        - do...
         ;**** subroutine *****
         .addw
         .subw
         .check_min_max
         .check_range
         END
```

## .check\_range

push A ; save Accumulator in stack
push X ; save X register in stack
Id A,{median+1} ; get median' LSB
add A,{delta+1} ; add delta' LSB
Id {res\_add+1},A ; store LSB
Id A,median ; get median' MSB

adc A,delta ; add delta' MSB with LSB's carry

Id res\_add,A ; store MSB

jrnc no\_ovfmax ; test if an overflow occured

ld A,#\$FF ; if yes then the MAX value is set to FFFFh

Id max,A ; (saturation)

Id  $\{max+1\},A$ 

#### no\_ovfmax

Id A,res\_add ; else there is no overflow, then

ld max,A ; the computed value is the MAX value to keep.

Id A,{res\_add+1}
Id {max+1},A

Id A,{median+1} ; get median' LSB
sub A,{delta+1} ; sub delta' LSB
Id {res\_sub+1},A ; store LSB
Id A,median ; get median' MSB

sbc A,delta ; sub delta' MSB with LSB's carry

Id res\_sub,A ; store MSB

jrnc no\_ovfmin ; test if an overflow occured

clr A ; if yes then the MIN value is set to 0000h

Id min,A ; (saturation)

Id {min+1},A

## no\_ovfmin

Id A,res\_sub ; else there is no overflow, then

Id min,A ; the computed value is the MIN value to keep.

Id A,{res\_sub+1}
Id {min+1},A

push A ; save Accumulator in stack push X ; save X register in stack

call check\_min\_max ; Then we check if the value is within the range

; set by max and min.

pop A ; restore context before the CALL pop X ; restore context before the CALL ret ; The result depends of the C flag.

"THE PRESENT NOTE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH A NOTE AND/OR THE USE MADE BY CUSTOMERS OF THE INFORMATION CONTAINED HEREIN IN CONNEXION WITH THEIR PRODUCTS."

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

©1999 STMicroelectronics - All Rights Reserved.

Purchase of  $l^2C$  Components by STMicroelectronics conveys a license under the Philips  $l^2C$  Patent. Rights to use these components in an  $l^2C$  system is granted provided that the system conforms to the  $l^2C$  Standard Specification as defined by Philips.

STMicroelectronics Group of Companies

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

http://www.st.com

