SL1925



Satellite Zero IF QPSK Tuner IC

Preliminary Information

Features

- Single chip system for direct guadrature down conversion from L-band
- High signal handling capability for minimum external component count application, requires external RF AGC of 30dB
- Compatible with DSS and DVB system requirements
- Excellent gain and phase match up to 30MHz baseband
- High output referred linearity for low distortion and multi channel application
- Fully balanced low radiation design
- Integral RF AGC amplifier
- Two selectable varactor tuned local oscillators with buffered output for driving external synthesiser loop
- ESD protection (Normal ESD handling procedures should be observed)

Applications

- Satellite receiver systems
- Data communications systems

Description

The SL1925 is a wideband guadrature converter operating from 950 to 2150 MHz, intended primarily for application in satellite tuners.

The device contains all elements necessary, with the exception of local oscillator sustaining network, to fabricate a high performance I(n-phase) & Q(uadrature) phase splitter and downconverter optimised for systems containing RF AGC gain control. The device allows for systems containing higher power analog interferers. For most applications RF tunable filtering is not essential.


The SL1925 is optimised for use with a low phase noise synthesiser, a range of which are available from Zarlink Semiconductor. This will form a complete front end tuner function for digital satellite receiver systems utilising DSP derotation recovery.


The device includes a very high signal handling front end with AGC, this provides for gain control, reference local oscillator with output buffer, phase splitter with I and Q mixers and baseband buffer amplifiers with external interstage filtering.

ISSUE 3.1 **Ordering Information** SL1925/KG/NP2S (Tubes) SL1925/KG/NP2T (Tape and Reel)

DS4955

October 2001








Figure 2 Block diagram

Quick Reference Data

Characteristic		Units
Operating range	950-2150	MHz
Input noise figure, DSB, maximum gain, 1500MHz	19	dB
Maximum conversion gain (assuming 6dB filter loss)	>55	dB
Minimum conversion gain (assuming 6dB filter loss)	<20	dB
IP3 _{2T} input referred	113	dBuV
Converter input referred IM3, two tones at $97dB\mu V$	30	dBc
IP2 _{2T} input referred	140	dBuV
P1dB input referred	103	dBuV
Baseband amplifier Output limit voltage	2.0	V
Gain match up to 22 MHz	0.2	dB
Phase match up to 22 MHz	0.7	deg
Gain flatness up to 22 MHz	0.5	dB
Local oscillator phase noise across entire 950MHz to 2150MHz band:		
SSB @ 10 kHz offset	-80	dBc/Hz

Table 1

Functional Description

The SL1925 is a wideband direct conversion quadrature downconverter optimised for application in satellite receiver systems. A block diagram is given in Figure 2 and shows the device to include a broadband RF preamplifier with AGC control, two oscillator sustaining amplifiers, a frequency agile 90° phase splitter, I Q channel mixers and I Q channel baseband amplifiers. The only additional elements required are an external tank circuit for each oscillator, and baseband interstage filters. To fabricate a complete tuner an RF AGC stage offering +20dB to -10 dB of gain range and a 2.2 GHz PLL frequency synthesiser are also required. An example application is shown in Figure 16.

In normal application the first satellite IF frequency of typically 950 to 2150 MHz is fed via the tuner RF AGC stage to the RF preamplifier, which is optimised for impedance match and signal handling. The RF preamplifier is designed such that no tracking RF filter is required and also allows for analog interferers at up to The converter RF input 10 dB higher amplitude. impedance is shown in Figure 5. The amplifier signal is then fed to an AGC stage providing a minimum of 35dB AGC control, which together with the RF attenuator provides a possible overall tuner dynamic range of 65dB, to allow for normal operating dynamic range and MCPC systems. The signal is then split into two balanced channels to drive the I and Q mixers. The AGC characteristic, and gain variation of IIP3, IIP2, P1dB and NF are contained in Figs. 6, 7, 8, 9 and 10 respectively.

The required 950MHz to 2150MHz I and Q reference LO frequencies for quadrature direct conversion are generated by the on board oscillators named 'vcos' and 'vcov', and the phase splitter. Oscillator 'vcos' operates nominally from 1900MHz to 3000MHz and is then divided by two to provide 950MHz to 1500MHz. Oscillator 'vcov' operates nominally from 1400MHz to 2150MHz. Only one oscillator is active at any time and selection is made within the phase splitter under the control of the LOsel input. Each oscillator uses an external varactor tuned resonant network optimised for low phase noise with a single varactor line control. A recommended application circuit for the oscillators is shown in Figure 4. The LO from the phase splitter drives a buffer whose outputs 'PSout' and 'PSoutb' can be used for driving an external PLL control loop for the VCO's. The typical LO phase noise is shown in Figure 11.

The mixer outputs are coupled to baseband buffer outputs 'OPFI' and 'OPFQ' which drive external band limit filters. The output impedance of these buffers is contained in Figure 12. The outputs of the filters are then connected to the inputs 'IPFI' and 'IPFQ' of the baseband channel amplifiers. The outputs 'lout' and 'Qout' provide for a low impedance drive and can be used with a maximum load as in Figure 3. The output impedance of this section is contained in Figure 13. An example filter for application with 30MS/s systems is contained in Figure 14.

All port peripheral circuitry for the SL1925 is shown in Figure 15a and 15b.

The typical key performance data at 5V Vcc and 25°C ambient are shown in the 'QUICK REFERENCE DATA' of Table 1.




Figure 3 Baseband output load condition




Figure 4 Local oscillator application circuit




Figure 5 Converter RF input impedance (typical)




Figure 6 Converter gain variation with AGC voltage (typical)




Figure 7 Converter input referred IP3 variation with gain setting (typical)






Figure 8 Converter input referred IP2 variation with gain setting (typical)




Figure 9 Converter input referred 1dB gain compression, P1dB (typical)




Figure 10 Noise figure variation with gain setting (typical)




Figure 11 LO phase noise variation with frequency (typical)




Figure 12 Converter output impedance, OPFI and OPFQ (typical)




Figure 13 Baseband output impedance, lout and Qout (typical)





Figure 14 Example baseband interstage filter for 30MS/s application








Figure 15b Input/Output interface circuits (continued)

SL1925

Electrical Charqacterisitics

These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage unless otherwise stated.

 $T_{amb} = -20^{\circ}C$ to + 70°C, $V_{ee} = 0V$, Vcc = 4.75V to 5.25V. Desired channel at fc MHz

Characteristic	Pin		Value		Units	Conditions
	• •••	Min	Тур	Max	Units	
Supply current, Icc	2,13,23		130	175	mA	
RF input operating frequency	21,22	950		2150	MHz	
SYSTEM						All system specification items should be read in conjunction with Note 1.
System noise figure, DSB Variation in system NF with gain adjust	21,22 21,22		19	-1	dB dB/dB	Maximum gain, AGC = 1V See Figure 10
System input referred IP2		135	140		dBμV	See Note 2.
System input referred IP3 System conversion gain		110	113		dBμV	See Note 3. Terminated voltage conversion gain into load as in Figure 3. AGC monotonic from Vee to Vcc, see Figure 6
Minimum AGC gain Maximum AGC gain Gain Roll off		59	5	20	dB dB dB	AGC = 4.0V, 950MHz AGC = 1.0V, 950MHz 950MHz to 2150MHz
System I/Q gain match	18,25	-1	Ŭ	+1	dB	Excluding interstage filter stage
System I/Q phase balance	18,25	-3		3	deg	Excluding interstage filter stage
System I & Q channel in band ripple	18,25			1	dB	Excluding interstage filter stage
LO 2nd harmonic interference level			-50		dBc	See Note 5
LNA 2nd harmonic interference level			-35		dBc	See Note 6
All other spurii on I & Q outputs	18,25			78	dBµV	Within 0 \rightarrow 100MHz band, under all gain settings, RF input set to deliver 108dB μ V at baseband outputs
CONVERTER						
Converter input impedance	21,22		75		Ω	See Figure 5
Converter input return loss	21,22	10	12		dB	
Converter input referred IP2	21,22	121	130		dBμV	See Note 4
Converter input referred IP3	21,22	110	112		dBμV	See Note 4
Converter input referred IM2	21,22		-33	-24	dBc	See Note 4
Converter input referred IM3	21,22		-30	-26	dBc	See Note 4
Converter input referred 1dB gain compression (P1dB)	21,22					See Figure 9
Converter conversion gain						Terminated voltage conversion gain in load as in Figure 3.
Minimum AGC gain				-5	dB	AGC = 4.0V
Maximum AGC gain		30			dB	AGC = 1.0V
AGC gain control slope variation						Monotonic from Vee to Vcc, see Figure 6
AGC control input current	19	-250		250	μA	AGC bandwidth 100kHz

Preliminary Information

Electrical Characteristics (continued)

These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage unless otherwise stated.

 $T_{amb} = -20^{\circ}C$ to + 70°C, $V_{ee} = 0V$, Vcc = 4.75V to 5.25V. Desired channel at fc MHz

Okonostanistis	D '		Value		•••	Conditions	
Characteristic	Pin	Min	Тур	Max	Units		
Converter output impedance Converter output limiting Converter bandwidth 1dB Converter output roll off	1,14 1,14 1,14	0.5 40 6	25 1.2	50	Ω Vp-p MHz dB/oct	0.1 to 30MHz. See Figure 12 No Load No Load	
Oscillator vcos operating range Tanks/Tanksb Oscillator vcov operating range, Tankv/Tankvb Local oscillator SSB phase noise	6,7 9,10 6,7	1900 1450	-80	3000 2150 -76	MHz MHz dBc/Hz	Giving LO = 950MHz to1500MHz Application as in Figure 4. Application as in Figure 4. @ 10kHz offset PLL loop BW < 1kHz,	
						application as Figure 4. Measured at baseband outputs of 10MHz	
LO leakage to converter input LOsel low voltage LOsel high voltage	21,22 24 24	Vcc-0.7	59	69 0.6	dBμV V V	Oscillator vcos enabled Oscillator vcov enabled	
LOsel low current LOsel high current	24 24			-50 200	μΑ μΑ		
Prescaler output drive	3,4	88			dBμV	Single ended into 50 Ω . Synthesiser should be driven differentially	
Prescaler output impedance Prescaler output return loss	3,4 3,4	8	50		Ω dB		
BASEBAND AMPLIFIERS Baseband amplifier input impedance	16,27					0.1 -30MHz bandwidth	
Resistance Capacitance Baseband amplifier input referred	16,27	10 94	97	5	kΩ pF dBμV	See Note 7	
IP3 Baseband amplifier input referred		99	111		dBμV	See Note 7	
IP2 Baseband amplifier input referred	16,27		-40	-34	dBc	See Note 7	
IM3 Baseband amplifier input referred IM2	16,27		-34	-22	dBc	See Note 7	
Baseband amplifier input referred 1dB compression (P1dB)		84			dBμV	Terminated voltage gain into load as in Figure 3.	
Baseband amplifier gain	16,18 27,25	30			dB	Terminated voltage gain into load as in Figure 3	

SL1925

Electrical Characteristics (continued)

These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage unless otherwise stated.

 $T_{amb} = -20^{\circ}C$ to + 70°C, $V_{ee} = 0V$, Vcc = 4.75V to 5.25V. Desired channel at fc MHz

Characteristic	Din	Pin		Value		Conditions
Characteristic	FIN	Min	Тур	Max	Units	Conditions
Baseband amplifier output impedance	18,25			20	Ω	
Baseband amplifier output limiting	18,25	2.0			Vp-р	pk-pk level at hard clipping. Load as in Figure 3.
Baseband amplifier 1dB bandwidth	18,25	40			MHz	Load as in Figure 3.
Baseband output roll off	18,25	6			dB/oct	Above 3dB point, no load

Notes : 1. Systems specifications refer to total cascaded system of front end converter/AGC stage and baseband amplifier stage with nominal 6dB pad as interstage filter and load impedance as in Figure 3.

- AGC set to deliver output amplitude of 108dBμV on desired channel, input frequency fc and amplitude of 79dBμV, with two interferers of frequencies fc+146 and fc+155MHz at 97dBμV generating output intermodulation spur at 9MHz. 40MHz 3dB bandwidth interstage filter included.
- AGC set to deliver output amplitude of 108dBμV on desired channel, input frequency fc and amplitude 79 dBμV, with two interferers of frequencies fc+110 and fc+211MHz at 97 dBμV generating output intermodulation spur at 9MHz. 40MHz 3dB bandwidth interstage filter included.
- 4. Two tones within RF operating frequency range at $97dB\mu V$, conversion gain set at 4dB.
- 5. The level of 2.01GHz downconverted to baseband relative to 1.01 GHz with the oscillator tuned to 1 GHz, measured with no input filtering.
- 6. The level of second harmonic of 1.01 GHz input at -25 dBm downconverted to baseband relative to 2.01 GHz at -40 dBm with the oscillator tuned to 2 GHz, measured with no input filtering.
- 7. Two tones within operating frequency range at $77dB\mu V$.

Absolute Maximum Ratings

All voltages are referred to Vee at 0V (pins 5,8,11,15,17,20,26,28)

	D '	Va	ue			
Characteristic	Pin	Min	Max	Units	Conditions	
Supply Voltage, Vcc	2,13,23	-0.3	7	V	Transient condition only	
PSout &PSoutb DC offset	3,4	Vcc-3.0	Vcc+0.3	Vp-p		
RF & RFB input voltage	21,22		2.5	Vp-p	AC coupled, transient conditions only	
All other I/O ports DC offset	1,6,7,9	-0.3	Vcc+0.3	V		
	10,12					
	14,16					
	18,19					
	24,25,27					
Storage Temperature		-55	+150	°C		
Junction Temperature			+150	°C		
NP28 package						
Thermal resistance						
Chip to ambient			85	°C/W		
Chip to case			20	°C/W		
Power consumption at 5.25V			893	mW		
ESD protection	All	4		kV	Mil Std-883 latest revision method 3015	
					class 1	

The demo board contains an SL1925 direct conversion IC and SP5769 synthesiser. Reference to the specifications for each device may be required in conjunction with these notes.

The board contains all components necessary to demonstrate operation of the SL1925. The schematic and PCB layout of the board are shown in figures 16, 17 and 18. The SP5769 synthesiser is provided to control each of the oscillators of the SL1925.

Supplies

The board must be provided with the following supplies:

5V for the synthesiser, 30V for the varactor line and 5V for the SL1925.

The supply connector is a 5 pin 0.1" pitch pin header.

The order of connections is 5V - GND - 30V - GND - 5V

I²C Bus Connections

The board is provided with a RJ11 I²C bus connector which feeds directly to the SP5769 synthesiser. This connects to a standard 4 way cable which is supplied with the interface box.

Operating Instructions

1. Software

Use the Zarlink Semiconductor synthesiser software. Pull down the I²C bus section menu then select the SP5769. It is suggested that the charge pump setting 130uA is used, and the reference divider is set to 32. These settings give a small loop bandwidth (i.e. 100's Hz), which allows detailed phase noise measurements of the oscillators to be taken, if desired. The two VCO's are selected by toggling port P1 on the synthesiser which in turn toggles the LOsel input of the SL1925.

VCOS is switched on (and hence VCOV off) by clicking P1 on - a tick will appear.

VCOS oscillates at twice the LO frequency (lower band) and is then divided by two to provide the required LO frequency in the range 950MHz to 1500MHz approximately.

VCOV is switched on (and hence VCOS off) by clicking P1 off - no tick.

VCOV oscillates at the LO frequency (upper band) in the range 1450MHz to 2150MHz approximatley.

3. AGC control

The AGC input of the SL1925 which determines the conversion gain should be controlled by application of an external voltage to the AGC pin, TP1.

Caution: Care should be taken to ensure the chip is powered ON when +ve voltages are applied to the AGC input so as to avoid powering the chip up via the ESD protection diode of the AGC input. It is recommended that a low current limit is set on the external source used.

4. Free running the VCO's

Select the required VCO using port P1 and then using the software choose an LO frequency which is above the maximum frequency capability of the oscillator. 3GHz is suggested for both oscillators. Under this condition the varactor control voltage is pumped to its maximum value, i.e. to the top of the band. The oscillator frequency may be manually tuned by varying the 30V supply.



SMA6 IP/OP FQ BMA5 IP/OP FI SMA3 I OUT SMA1 RF IN -III--llı -||· <u>₹</u>8 LINK INFORMATION 1-2 FILTER OUTPUT 1K 15 15 2-3 FILTER INPUT LINK INFORMATION 1-2 FILTER OUTPUT -||ıłŀ 2-3 FILTER INPUT C80 15pF -OTP1 Ext AGC Volts R102 120R <u></u>С81 15рF ╢ C24 100nF 9 R5 100R R6 100R E ∽ I 1 0 8 LO SELECT 1nF . 3p9 R101 0R C2 1nF ΠF C6 220nF C5 220nF R100 0R C16 ت 2 +H × 5 9 8 č 5 5 2 2 Ľ ╢ ₿₹ 22 IOUT LO Sel RF inA RF inB Q OUT IPFQ 3p9 3p9 Vee IP FI Vee Vcc Vee AGC Vee Vee \$₹ £≒ Tankvb Tanksb OP FQ IC1 SL1925 PSoutb Tankv 12 | NC OP FI Tanks PSout Vee Vcc Sc Vee Vee 100nF ال 13 Ξ C26 1nF Ц -III-C14|| C13 (PSCb Figure 16 PSCa-IT379 VD1 L1 & L2 6.15mm X 0.44mm 9 L3 L4 9.0mm X 0.44mm APPROXIMATE STRIPLINE DIMENSIONS ¥ C 39 -III-Цŀ PSCb PSCa 5V Synth C41 4u7 100nF + 4^{1,7} T1 BCW31 ³⁵∏³⁵ R8 22K 0 Ξ v 4 13 100nF PORT PI PORT P0 Vee RF IP ${\rm RF}~{\rm IP}$ Vcc P3/LL REF/COMP ADDRESS CHPUMP DRIVE R7 13K C32 68pF 100nF 1 IC2 SP5769 XTAL CAP + C52 4u7 LO SELECT XTAL SDA SCL P2 ۶ŀ ŀ C31 15nF ٦ و ۲ C51 100pF = C42 - C44 - 100 F 1 R16 10K X1 4MHz C30 32pF Ľ 100nF 5V Synth 100pF ╢ -||+ łŀ ╢ §⊦ <u>∔</u>∦⊮ C37 SDA5 5V0 GND SCL5 I2C BUS J1 DC Power - 0 6 4 5

Preliminary Information




Figure 17 Top View





Figure 18 Bottom view



Symbol		ol Dimer millimet			Altern. Dimensions in inches					
Symbol	MIN	Nominal	MAX		MIN	Nominal	MAX			
Α	1.70		2.00		0.067		0.079			
A1	0.05		0.20		0.002		0.008			
A2	1.65		1.85		0.065		0.073			
D	9.90		10.50		0.390		0.413			
E	7.40		8.20		0.291		0.323			
E1	5.00		5.60		0.197		0.220			
L	0.55		0.95		0.022		0.037			
е	0.0	65 BS	SC.		0.0)26 B	SC.			
b	0.22		0.38		0.009		0.015			
С	0.09		0.25		0.004		0.010			
Θ	0°		8'		0°		° 8			
	Pin features									
Ν	28									
Conforms to JEDEC MO-150 AH Iss. B										

This drawing supersedes: -418/ED/51481/004 (Swindon/Plymouth)

Notes:

- 1. A visual index feature, e.g. a dot, must be located within the cross-hatched area.
- 2. Controlling dimension are in millimeters.
- 3. Dimensions D and E1 do not include mould flash or protusion. Mould flash or protusion shall not exceed
- 0.20 mm per side. D and E1 are maximum plastic body size dimensions including mould mismatch.
 4. Dimension b does not include dambar protusion/intrusion. Allowable dambar protusion shall be 0.13 mm total in excess of b dimension. Dambar intrusion shall not reduce dimension b by more than 0.07 mm.

© Zarlink	Semiconductor	r 2002 All right	s reserved.	-		Package Code
ISSUE	1	2	3		Previous package codes	Package Outline for 28 lead
ACN	201935	205232	212478			SSOP (5.3mm Body Width)
DATE	27Feb97	25Sep98	3Apr02			
APPRD.						GPD00296



For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in an I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright 2002, Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE