

# RP56LD, RP336LD, and RP144LD Low Voltage V.90/K56flex™/V.34/V.32bis Modem Data Pumps for Low Power Applications

# Introduction

The CONEXANT<sup>™</sup> RP56LD, RP336LD, and RP144LD Modem Data Pump (MDP) families support data/fax modem, voice coding/decoding, optional full-duplex speakerphone, and optional AudioSpan (Table 1). Low voltage and low power consumption support portable applications. Downloadable architecture allows upgrading of MDP code from the host/DTE.

In V.90/K56flex mode (RP56), the MDP can receive data at speeds up to 56 kbps from a digitally connected V.90or K56flex-compatible central site modem. These MDPs take advantage of the PSTN which is primarily digital except for the client modem to central office local loop and are ideal for applications such as remote access to an Internet service provider (ISP), on-line service, or corporate site. The MDP can send upstream data at speeds up to V.34 rates.

In V.34 data mode (RP56 and RP336), the MDP can connect at the highest data rate the channel can support from 33.6 kbps to 2400 bps with auto-fallback to V.32bis.

In V.32 bis mode, the MDP can connect at the highest data rate the channel can support from 14.4 kbps to 4800 bps with optional auto-fallback to lower rate modulations.

Internal HDLC support eliminates the need for an external serial input/output (SIO) device in the DTE for products incorporating error correction and T.30 protocols.

Voice mode includes an Adaptive Differential Pulse Code Modulation (ADPCM) voice coder and decoder (codec). The codec compresses and decompresses voice signals for efficient digital storage of voice messages. The codec operates at 28.8k, 21.6k, or 14.4k bps (4-bit, 3-bit, or 2-bit quantization, respectively) with a 7.2 kHz or 8.0 kHz sample rate.

A voice pass-through mode allows the host to transmit and receive uncompressed voice samples in 16-bit linear form at 7.2 kHz, 8.0 kHz, or 11.025 kHz sample rate, or in 8-bit A-Law/µ-Law PCM form at 8.0 kHz sample rate.

SP models support position-independent full-duplex speakerphone (FDSP) operation using a dual internal integrated analog circuit to interface with the telephone line and the audio input/out (i.e., a headset, handset, or a microphone with external speaker).

SP models in 144-pin TQFP also support a 4-line voice serial interface used to transfer 16-bit linear or 8-bit A-Law/ $\mu$ -Law PCM FDSP voice samples with acoustic echo cancellation to and from the host.

SP models also support AudioSpan (analog simultaneous audio/voice and data) operation at a data rate of 4.8 kbps.

The MDP operates over the public switched telephone network (PSTN) through the appropriate line termination.

# Features

- Downloadable MDP code from the host/DTE
- 2-wire full-duplex
  - V.90 and K56flex (RP56 models)
  - V.34 (33.6 kbps) (RP56 and RP336 models)
  - $\,$  V.32 bis, V.32, V.22 bis, V.22, V.23, and V.21  $\,$
- Bell 212 and 103
- 2-wire half-duplex
  - $\,$  V.34 fax, V.17, V.33, V.29, V.27 ter, and V.21 ch 2  $\,$
- Bell 208
- Short train option in V.17 and V.27 ter
- Serial synchronous and asynchronous data
- Parallel synchronous and asynchronous data
- Parallel synchronous SDLC/HDLC support
- In-band secondary channel (V.34 and V.32 bis)
- Automatic mode selection (AMS)
- Automatic rate adaption (ARA)
- Digital near-end and far-end echo cancellation
- Bulk delay for satellite transmission
- ADPCM voice mode (7.2 kHz or 8.0 kHz)
- Voice pass-through mode (7.2 kHz, 8.0 kHz, or 11.025 kHz)
- Full-duplex speakerphone (SP models)
  - Acoustic and line echo cancellation
  - Programmable microphone AGC
  - Microphone volume selection and muting
  - Speaker volume control and muting; room monitor
- Voice serial data interface (144-pin TQFP, SP models)
  - 16-bit linear or 8-bit A-Law/µ-Law PCM voice samples
  - FDSP support with acoustic echo cancellation
- AudioSpan (SP models)
  - ITU-T V.61 modulation (4.8 kbps data plus audio)
- Handset, headset, or half-duplex speakerphone
- TTL and CMOS compatible DTE interface
  - ITU-T V.24 (EIA/TIA-232-E) (data/control)
- Microprocessor bus (data/configuration/control)
- Dynamic range: -9 dBm to -43 dBm
- Adjustable speaker output to monitor received signal
- DMA support interrupt lines
- Transmit and receive (16+128)-byte FIFO data buffers
- NRZI encoding/decoding
- 511 pattern generation/detection
- V.8 and V.8 bis signaling
- V.13 signaling
- Diagnostic capability
  - V.54 inter-DCE signaling
  - V.54 local analog and remote digital loopback
- +3.3V operation with +5V tolerant inputs
- +5V or +3.3V analog signal interface
- Low power consumption:
- Normal Mode = 260 mW; Sleep Mode = 40 mW
- Low profile, small footprint package
- 100-pin PQFP or 144-pin TQFP
- Meets PC Card Type II envelope requirements

Modem/Part N	lumber <sup>1</sup>	Packa	ge and Package (	Options	Supported Functions <sup>2</sup>				
Model Number	Part No.	Package	Clock/Crystal Input	Analog Interface Voltage	V.90/K56flex Data	V.34 Data	V.32 bis Data, V.34 Fax, Remote Voice	FDSP, AudioSpan	Voice Serial Interface
RP56LD/SP	R6764-21	100-Pin PQFP	Clock	+3.3V	Y	Y	Y	Y	-
RP56LD	R6764-24	100-Pin PQFP	Clock	+3.3V	Y	Y	Y	-	-
RP336LD/SP	R6764-26	100-Pin PQFP	Clock	+3.3V	-	Y	Y	Y	-
RP336LD	R6764-28	100-Pin PQFP	Clock	+3.3V	-	Y	Y	-	-
RP144LD/SP	R6764-22	100-Pin PQFP	Clock	+3.3V	-	-	Y	Y	-
RP144LD	R6764-29	100-Pin PQFP	Clock	+3.3V	-	-	Y	-	-
RP56LD/SP	R6785-21	144-Pin TQFP	Clock/Crystal	+3.3V/+5V	Y	Y	Y	Y	Y
RP56LD	R6785-24	144-Pin TQFP	Clock/Crystal	+3.3V/+5V	Y	Y	Y	-	-
RP336LD/SP	R6785-26	144-Pin TQFP	Clock/Crystal	+3.3V/+5V	-	Y	Y	Y	Y
RP336LD	R6785-28	144-Pin TQFP	Clock/Crystal	+3.3V/+5V	-	Y	Y	-	-
Notes: 1. Model/part num L D SP 2. Supported funct	Low powe Download Speakerp	lable hone.	ported):						
2. Supported funct FDSP	· · · ·	oorted; – = Not sup ex speakerphone	ponea):						
Remote Voi		oice record and pla	ayback						
AudioSpan		multaneous voice a							

#### Table 1. Modem Models and Functions

Information provided by CONEXANT SYSTEMS, INC. is believed to be accurate and reliable. However, no responsibility is assumed by CONEXANT for its use, nor any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of CONEXANT other than for circuitry embodied in CONEXANT products. CONEXANT reserves the right to change circuitry at any time without notice. This document is subject to change without notice.

K56flex is a trademark of CONEXANT SYSTEMS, INC. and Lucent Technologies. CONEXANT and "What's Next in Communications Technologies" are trademarks of CONEXANT SYSTEMS, INC.

©1998, CONEXANT SYSTEMS, INC. Printed in U.S.A. All Rights Reserved

# **Technical Description**

The MDP functional interface is illustrated in Figure 1.

# **Configurations and Rates**

The selectable MDP configurations, signaling rates, and data rates are listed in Table 2.




Figure 1. MDP Functional Interface

Configuration	Modulation	Carrier Frequency (Hz) ±0.01%	Data Rate (bps) ±0.01%	Symbol Rate (Symbols/Sec.)	Bits/Symbol - Data	Bits/Symbol - TCM	Constellatior Points
/.90/K56flex PCM*	PCM	-	56000R/V.34ratesT <sup>4</sup>	8000	Dynamic	_	-
/.34 33600 TCM**	ТСМ	Note 2	33600	Note 2	Note 2	Note 2	Note 2
/.34 31200 TCM**	TCM	Note 2	31200	Note 2	Note 2	Note 2	Note 2
/.34 28800 TCM**	TCM	Note 2	28800	Note 2	Note 2	Note 2	Note 2
/.34 26400 TCM**	TCM	Note 2	26400	Note 2	Note 2	Note 2	Note 2
/.34 24000 TCM**	TCM	Note 2	24000	Note 2	Note 2	Note 2	Note 2
/.34 21600 TCM**	TCM	Note 2	21600	Note 2	Note 2	Note 2	Note 2
/.34 19200 TCM**	TCM	Note 2	19200	Note 2	Note 2	Note 2	Note 2
/.34 16800 TCM**	TCM	Note 2	16800	Note 2	Note 2	Note 2	Note 2
/.34 14400 TCM**	TCM	Note 2	14400	Note 2	Note 2	Note 2	Note 2
/.34 12000 TCM**	TCM	Note 2	12000	Note 2	Note 2	Note 2	Note 2
/.34 9600 TCM**	TCM	Note 2	9600	Note 2	Note 2	Note 2	Note 2
/.34 7200 TCM**	TCM	Note 2	7200	Note 2	Note 2	Note 2	Note 2
/.34 4800 TCM**	TCM	Note 2	4800	Note 2	Note 2	Note 2	Note 2
/.34 2400 TCM**	TCM	Note 2	2400	Note 2	Note 2	Note 2	Note 2
V.32 bis 14400 TCM	TCM	1800	14400	2400	6	1	128
V.32 bis 12000 TCM	TCM	1800	12000	2400	5	1	64
V.32 bis 9600 TCM	TCM	1800	9600	2400	4	1	32
V.32 bis 7200 TCM	TCM	1800	7200	2400	3	1	16
V.32 bis 4800	QAM	1800	4800	2400	2	0	4
V.32 9600 TCM	TCM	1800	9600	2400	4	1	32
/.32 9600	QAM	1800	9600	2400	4	0	16
/.32 4800	QAM	1800	4800	2400	2	0	4
V.22 bis 2400	QAM	1200/2400	2400	600	4	0	16
V.22 bis 1200	DPSK	1200/2400	1200	600	2	0	4
V.22 1200	DPSK	1200/2400	1200	600	2	0	4
V.22 600	DPSK	1200/2400	600	600	1	0	4
V.23 1200/75	FSK	1700/420	1200/75	1200	1	0	_
V.21	FSK	1080/1750	0–300	300	1	0	-
Bell 208 4800	DPSK	1800	4800	1600	3	0	8
Bell 212A	DPSK	1200/2400	1200	600	2	0	4
Bell 103	FSK	1170/2125	0–300	300	1	0	-
1.23 1200/75	FSK	1700/420	1200/75	1200	1	0	-
/.21	FSK	1080/1750	0–300	300	1	0	-
/.17 14400 TCM/V.33 <sup>3</sup>	тсм	1800	14400	2400	6	1	128
/.17 12000 TCM/V.33 <sup>3</sup>	TCM	1800	12000	2400	5	1	64
/.17 9600 TCM <sup>3</sup>	TCM	1800	9600	2400	4	1	32
/.17 7200 TCM <sup>3</sup>	TCM	1800	7200	2400	3	1	16
/.29 9600 <sup>3</sup>	QAM	1700	9600	2400	4	0	16
√.29 7200 <sup>3</sup>	QAM	1700	7200	2400	3	0	8
V.29 4800 <sup>3</sup>	QAM	1700	4800	2400	2	0	4
	DPSK	1800	4800	1600	3	0	8
V.27 4800 <sup>3</sup>	DPSK	1800	2400	1200	2	0	4
/.27 2400 <sup>3</sup>							7
V.21 Channel 2 <sup>3</sup>	FSK	1750	300	300	1	0	
Tone Transmit	-	-	-	-	-	-	-
Notes:							
1. Modulation legend:		Coded Modulation ncy Shift Keying	QAM: Quadrature A DPSK: Differential Ph	nplitude Modulation ase Shift Keying			

Table 2 Configurat	ione Signaling	Rates and	Data Rates
Table 2. Configurat	lons, signaling	rales, anu	Dala Kales

Symbol Rate (Baud) V.34 Low Carrier V 34 High Carrier 2400 1600 1800 2800 1680 1867 3000 1800 2000 3200 1829 1920 3429 1959 1959 3. Models with fax support only. 4. Maximum data rate. \* RP56 models only. \*\* RP56 and RP336 models only.

### Automatic Mode Selection

When automatic mode selection (AMS) is enabled, the MDP configures itself to the highest compatible data rate supported by the remote modem (AUTO bit). Automode operation is supported in V.90, K56flex, V.34, V.32 bis, V.32 V.22 bis, V.22, V.21, V.23, Bell 212A, and Bell 103 modes.

#### Automatic Rate Adaption (ARA)

In V.90, K56flex, V.34, and V.32 bis modes, automatic rate adaption (ARA) can be enabled to select the highest data rate possible based on the measured eye quality monitor (EQM) (EARC bit). This selection occurs during handshake/retrain and rate renegotiation.

#### **Tone Generation**

The MDP can generate single or dual voice-band tones from 0 Hz to 3600 Hz with a resolution of 0.15 Hz and an accuracy of  $\pm$  0.01%. Tones over 3000 Hz are attenuated. DTMF tone generation allows the MDP to operate as a programmable DTMF dialer.

#### **Data Encoding**

The data encoding conforms to ITU-T recommendations V.90, V.34, V.32 bis, V.32, V.17, V.33, V.29, V.27 ter, V.22 bis, V.22, V.23, or V.21, and is compatible with Bell 208, 212A, or 103, depending on the model and selected configuration.

### **RTS - CTS Response Time**

The response times of CTS relative to a corresponding transition of RTS are listed in Table 3.

#### **Transmit Level**

The transmitter output level is selectable from -4 dBm to -19 dBm (VAA = +3.3V) or 0 dBm to -15 dBm (VAA = +5V) in 1 dB steps and is accurate to  $\pm 0.5$  dB when used with an external hybrid. The output level can also be fine tuned by changing a gain constant in MDP DSP RAM. The maximum V.34/V.32 bis/V.32 transmit level for acceptable receive performance should not exceed -9 dBm.

**Note:** In V.34 mode, the transmit level may be automatically changed during the handshake. This automatic adjustment of the transmit level may be disabled via a parameter in DSP RAM.

#### **Transmitter Timing**

Transmitter timing is selectable between internal (±0.01%), external, or slave.

#### Scrambler/Descrambler

A self-synchronizing scrambler/descrambler is used in accordance with the selected configuration.

#### Answer Tone

When the NV25 bit is a zero, the MDP generates a 2100 Hz answer tone at the beginning of the answer handshake for 5.0 seconds (V.8) or 3.6 seconds (V.32 bis, V.32, V.22 bis, V.22, V.23, and V.21). The answer tone has 180° phase reversals every 0.45 second to disable network echo cancellers (V.8, V.32 bis, V.32).

#### Table 3. RTS-CTS Response Times

	RTS-CTS	Response <sup>1</sup>	
Configuration	Constant Carrier	Controlled Carrier	Turn-Off Sequence <sup>3</sup>
V.90, K56flex, V.34, V.32 bis, V.32	±2ms	N/A	N/A
V.33/V.17 Long	N/A	1393 ms <sup>2</sup>	15 ms <sup>4</sup>
V.33/V.17 Short	N/A	142 ms <sup>2</sup>	15 ms <sup>4</sup>
V.29	N/A	253 ms <sup>2</sup>	12 ms
V.27 4800 Long	N/A	708 ms <sup>2</sup>	7 ms <sup>4</sup>
V.27 4800 Short	N/A	50 ms <sup>2</sup>	7 ms <sup>4</sup>
V.27 2400 Long	N/A	943 ms <sup>2</sup>	10 ms <sup>4</sup>
V.27 2400 Short	N/A	67 ms <sup>2</sup>	10 ms <sup>4</sup>
V.22 bis, V.22, Bell 212A	±2ms	270 ms	N/A
V.21	500 ms	500 ms	N/A
V.23, Bell 103	210 ms	210 ms	N/A

#### Notes:

- Times listed are CTS turn-on. The CTS OFF-to-ON response time is host programmable in DSP RAM. (Fullduplex modes only.)
- 2. Add echo protector tone duration plus 20 ms when echo protector tone is used during turn-on.
- Turn-off sequence consists of transmission of remaining data and scrambled ones for controlled carrier operation. CTS turn-off is less than 2 ms for all configurations.
- 4. Plus 20 ms of no transmitted energy.
- 5. N/A = not applicable.

# **Receive Level**

The MDP satisfies performance requirements for received line signal levels from –9 dBm to –43 dBm measured at the Receiver Analog (RXA) (TIP and RING) input (-15 dBm at RIN).

**Note:** A 6 dB pad is required between TIP and RING and the RIN input.

#### **Receiver Timing**

The timing recovery circuit can track a frequency error in the associated transmit timing source of  $\pm 0.035\%$  (V.22 bis) or  $\pm 0.01\%$  (other configurations).

#### **Carrier Recovery**

The carrier recovery circuit can track a  $\pm$ 7 Hz frequency offset in the received carrier.

#### Clamping

Received Data (RXD) is clamped to a constant mark whenever the Received Line Signal Detector (~RLSD) is off. ~RLSD can be clamped off (RLSDE bit).

# **Echo Canceller**

A data echo canceller with near-end and far-end echo cancellation is included for 2-wire full-duplex V.34/V.32 bis/V.32 operation. The combined echo span of near and far cancellers can be up to 40 ms. The proportion allotted to each end is automatically determined by the MDP. The delay between near-end and far-end echoes can be up to 1.2 seconds.

V.90 and K56flex echo cancellation is also provided.

#### **ADPCM Voice Mode**

The Adaptive Differential Pulse Code Modulation (ADPCM) voice coder and decoder (codec) compresses and decompresses voice signals for efficient digital storage of voice messages. The codec operates at 28.8k, 21.6k, or 14.4k bps (4-bit, 3-bit, or 2-bit quantization, respectively) with a 7.2 kHz or 8.0 kHz sample rate.

**Transmit Voice.** 16-bit compressed transmit voice can be sent to the MDP ADPCM codec for decompression then to the digital-to-analog converter (DAC) by the host.

**Receive Voice.** 16-bit received voice samples from the MDP analog-to-digital converter (ADC) can be sent to the ADPCM codec for compression, and then be read by the host.

#### Voice Pass-Through Mode

Voice pass-through mode allows the host to transmit and receive uncompressed voice samples in 16-bit linear form at 7.2 kHz, 8.0 kHz, or 11.025 kHz sample rate, or in 8-bit A-Law/ $\mu$ -Law PCM form at 8.0 kHz sample rate.

**Transmit Voice.** Transmit voice samples can be sent to the MDP DAC from the host.

**Receive Voice.** Received voice samples from the MDP ADC can be read by the host.

#### Speakerphone Voice/Audio Paths (SP Models)

The MDP incorporates a dual integrated analog interface. The voice/audio transmit and receive signals can be routed through several paths. The voice/audio paths are available in the speakerphone mode configuration and are selected through DSP RAM.

The voice/audio input can be taken from one of four different sources: telephone line input (RIN), handset (TELIN), microphone (MICM or MICV).

The speaker output (SPK) can originate from one of five different sources: RIN, TELIN, MICM or MICV or from the MDP's internal voice playback mode.

The voice/audio output may be routed to the telephone line output (TXA1 and TXA2) or handset (TELOUT).

The voice paths can be switched to allow an audio input to be routed to the telephone line output through a variable gain for applications such as music-on-hold.

The "room monitor" mode allows the MDP to receive audio from its surroundings and concurrently transmit the audio to a remote site.

### Voice Serial Interface (SP models in 144-Pin TQFP)

A 4-pin serial interface supports the transfer of 16-bit linear or 8-bit A-Law/µ-Law PCM voice samples in fullduplex speakerphone form with acoustic echo cancellation to and from the host. These signals can be used in concurrent voice and data applications such as host-controlled DSVD by the host. Signals supported are Serial Data Output (S8OUT), Serial Data In (SR8IN), Serial Shift Clock (SR4CLK), and Sample Shift Clock (SA4CLK).

Analog voice on the MICV input pin is converted to 16-bit linear or 8-bit A-Law/ $\mu$ -Law PCM digital voice samples and output on the SR8OUT pin to the host. Digital voice in 16-bit linear or 8-bit A-Law/ $\mu$ -Law PCM form is received from the host on the SR8IN pin, converted to analog form and routed to the SPK output pin. SA4CLK provides the bit clock used to shift data bits in on the SR8IN pin and out on the SR8OUT pin. SR8CLK provides the frame clock used to synchronize words shifted in on the SR8IN pin and shifted out on the SR8OUT pin.

### AudioSpan Mode (SP Models)

AudioSpan provides full-duplex analog simultaneous audio/voice and data over a single telephone line at a data rate with audio of 4800 bps using V.61 modulation. AudioSpan can send any type of audio waveform, including music. Data can be sent with or without error correction. The audio/voice interface can be in the form of a headset, handset, or a microphone and speaker (halfduplex speakerphone). Handset echo cancellation is provided.

### Data Formats

#### Serial Synchronous Data

Data rate: 300-56000 bps (RP56), 300-33600 bps (RP56 and RP336), or 300-14400 bps, ±0.01%.

Selectable clock: Internal, external, or slave.

#### Serial Asynchronous Data

Data rate: 300-56000 bps (RP56), 300-33600 bps (RP56 and RP336), or 300-14400 bps, +1% (or +2.3%), -2.5%;

0-300 bps (V.21 and Bell 103);

1200/75 bps (V.23).

Bits per character: 7, 8, 9, 10, or 11.

### Parallel Synchronous Data

Normal sync: 8-bit data for transmit and receive

Data rate: 300-56000 bps (RP56), 300-33600 bps (RP56 and RP336), or 300-14400 bps, ±0.01%.

#### SDLC/HDLC support:

- Transmitter: Flag generation, 0 bit stuffing, CRC-16 or CRC-32 generation.
- Receiver: Flag detection, 0 bit deletion, CRC-16 or CRC-32 checking.

# Parallel Asynchronous Data

Data rate: 300-56000 bps (RP56), 300-33600 bps (RP56 and RP336), or 300-14400 bps, +1% (or 2.3%), -2.5%;

1200, 300, or 75 bps (FSK).

Data bits per character: 5, 6, 7, or 8.

Parity generation/checking: Odd, even, or 9th data bit.

#### Async/Sync and Sync/Async Conversion

An asynchronous-to-synchronous converter is provided in the transmitter and a synchronous-to-asynchronous converter is provided in the receiver. The converters operate in both serial and parallel modes. The asynchronous character format is 1 start bit, 5 to 8 data bits, an optional parity bit, and 1 or 2 stop bits. Valid character size, including all bits, is 7, 8, 9, 10, or 11 bits per character. Two ranges of signaling rates are provided:

• Basic range: +1% to -2.5%

• Extended overspeed range: +2.3% to -2.5%

When the transmitter's converter is operating at the basic signaling rate, no more than one stop bit will be deleted per 8 consecutive characters. When operating at the extended rate, no more than one stop bit will be deleted per 4 consecutive characters. Break handling is performed as described in V.14.

Asynchronous characters are accepted on the TXD serial input and are issued on the RXD serial output.

### V.54 Inter-DCE Signaling

The MDP supports V.54 inter-DCE signaling procedures in synchronous and asynchronous configurations. Transmission and detection of the preparatory, acknowledgment, and termination phases as defined in V.54 are provided. Three control bits in the transmitter allow the host to send the appropriate bit patterns (V54T, V54A, and V54P bits). Three control bits in the receiver are used to enable one of three bit pattern detectors (V54TE, V54AE, and V54PE bits). A status bit indicates when the selected pattern detector has found the corresponding bit pattern (V54DT bit).

#### V.13 Remote RTS Signaling

The MDP supports V.13 remote RTS signaling. Transmission and detection of signaling bit patterns in response to a change of state in the RTS bit or the ~RTS input signal are provided. The RRTSE bit enables V.13 signaling. The RTSDE bit enables detection of V.13 patterns. The RTSDT status bit indicates the state of the remote RTS signal. This feature may be used to clamp/unclamp the local ~RLSD and RXD signals in response to a change in the remote RTS signal in order to simulate controlled carrier operation in a constant carrier environment. The MDP automatically clamps and unclamps ~RLSD.

#### **Dialing and Answering**

The host can dial and answer using supported DTMF/pulse dialing and tone detection functions. The major parameters are host programmable.

#### **Supervisory Tone Detection**

Three parallel tone detectors (A, B, and C) are provided for supervisory tone detection. The signal path to these detectors is separate from the main received signal path.

Each tone detector consists of two cascaded second order IIR biquad filters. The coefficients are host programmable. Each fourth order filter is followed by a level detector which has host programmable turn-on and turn-off thresholds allowing hysteresis. Tone detector C is preceded by a prefilter and squarer. This circuit is useful for detecting a tone with frequency equal to the difference between two tones that may be simultaneously present on the line. The squarer may be disabled by the SQDIS bit causing tone detector C to be an eighth order filter. The tone detectors are disabled in data mode.

The tone detection sample rate is 9600 Hz in V.8 and V.34 modes and is 7200 Hz in non-V.34 modes. The default call progress filter coefficients are based on a 7200 Hz sampling rate and apply to non-V.34 modes only. The maximum detection bandwidth is equal to one-half the sample rate.

The default bandwidths and thresholds of the tone detectors are:

Tone Detector	Bandwidth	Turn-On Threshold	Turn-Off Threshold
А	245 – 650 Hz	–25 dBm	–31 dBm
В	360 – 440 Hz	–25 dBm	–31 dBm
C Prefilter	0 – 500 Hz	N/A	N/A
С	50 – 110 Hz	*	*

\* Tone Detector C will detect a difference tone within its bandwidth when the two tones present are in the range -1 dBm to -26 dBm.

#### **511 Pattern Generation/Detection**

In synchronous mode, a 511 pattern can be generated and detected (control bit S511). Use of this bit pattern during self-test eliminates the need for external test equipment.

#### In-Band Secondary Channel

A full-duplex in-band secondary channel is provided in V.34 (all speeds) and V.32 bis/V.32 (7200 bps and above) modes. Control bit SECEN enables and disables the secondary channel operation. The secondary channel operates in parallel data mode with independent transmit and receive interrupts and data buffers. The main channel may operate in parallel or serial mode.

In V.34 modes, the secondary channel rate is 200 bps.

In V.32 bis/V.32 modes, the secondary channel rate is 150 bps. This rate is also host programmable in V.32 bis/V.32 modes.

# **Transmit and Receive FIFO Data Buffers**

Two (16+128)-byte first-in first-out (FIFO) data buffers allow the DTE/host to rapidly output up to 144 bytes of transmit data and input up to 144 bytes of accumulated received data. The receiver FIFO is always enabled. The transmitter FIFO is enabled by the FIFOEN control bit. TXHF and RXHF bits operate off the lower 16 bits and indicate the corresponding FIFO buffer half full (8 or more bytes loaded) status. TXFNF and RXFNE bits indicate the TXFIFO buffer not full and RXFIFO buffer not empty status, respectively. An interrupt mask register allows an interrupt request to be generated whenever the TXFNF, RXFNE, RXHF, or TXHF status bit changes state. The 128-byte FIFO extensions are enabled by default and can be disabled by clearing a bit in RAM.

# **DMA Support Interrupt Request Lines**

DMA support is available in synchronous, asynchronous, and HDLC parallel data modes. Control bit DMAE enables and disables DMA support. When DMA support is enabled, the MDP ~RI and ~DSR lines are assigned to Transmitter Request (TXRQ) and Receiver Request (RXRQ) hardware output interrupt request lines, respectively. The TXRQ and RXRQ signals follow the assertion of the TDBE and RDBF interrupt bits thus allowing the DTE/host to respond immediately to the interrupt request without masking out status bits to determine the interrupt source.

# **NRZI Encoding/Decoding**

NRZI data encoding/decoding may be selected in synchronous and HDLC modes instead of the default NRZ (control bit NRZIEN). In NRZ encoding, a 1 is represented by a high level and a 0 is represented by a low level. In NRZI encoding, a 1 is represented by no change in level and a 0 is represented by a change in level.

# ITU-T CRC-32 Support

ITU-T CRC-32 generation/checking may be selected instead of the default ITU-T CRC-16 in HDLC mode using DSP RAM access.

### **Caller ID Demodulation**

Caller ID information can be demodulated in V.23 1200 receive configuration and presented to the host/DTE in serial (RXD) and parallel (RBUFFER) form.

# **Telephone Line Interface**

**Line Transformer Interface.** V.90/K56flex/V.34/V.32 bis/V.32 places high requirements upon the Data Access Arrangement (DAA) to the telephone line. Any non-linear distortion generated by the DAA in the transmit direction cannot be canceled by the MDP's echo canceller and interferes with data reception. The designer must, therefore, ensure that the total harmonic distortion seen at the RXA input to the MDP be at least 65 dB below the minimum level of received signal. Due to the wider bandwidth requirements in V.90, K56flex, and V.34, the DAA must maintain linearity from 10 Hz to 4000 Hz.

**Relay Control.** Direct control of the off-hook and talk/data relays is provided. Internal relay drivers allow direct connection to the off-hook (RLYA) and talk/data (RLYB) relays. The talk/data relay output can optionally be used for pulse dial.

#### **Speaker Interface**

An analog speaker output (SPK) is provided with on/off and volume control logic incorporated in the MDP. An external amplifier is recommended if driving non-amplified speakers. A digital speaker output (SPKMD) is provided which reflects the received analog input signal digitized to TTL high or low level by an internal comparator to create a PC Card (PCMCIA)-compatible signal.

#### Additional Information

Additional information is provided in the RP56LD, RP336LD, and RP144LD Modem Designer's Guide (Order No. 1155).

# **Hardware Interface Signals**

A functional interconnect diagram showing the typical MDP connection in a system is illustrated in Figure 2. Any point that is active low is represented by a small circle at the signal point.

Edge triggered inputs are denoted by a small triangle (e.g., TDCLK). An active low signal is indicated by a tilde preceding the signal name (e.g., ~RESET).

A clock intended to activate logic on its rising edge (lowto-high transition) is called active low (e.g., ~RDCLK), while a clock intended to activate logic on its falling edge (high-to-low transition) is called active high (e.g., TDCLK). When a clock input is associated with a small circle, the input activates on a falling edge. If no circle is shown, the input activates on a rising edge.

The 144-pin TQFP MDP hardware interface signals are shown Figure 2.

The 144-pin TQFP MDP signal pin assignments are shown Figure 3 and are listed in Table 4.

The 100-pin PQFP MDP hardware interface signals are shown Figure 4.

The 100-pin PQFP MDP signal pin assignments are shown Figure 5 and are listed in Table 5.

The MDP hardware interface signals are described in Table 6.

The digital interface characteristics are defined in Table 7.

The analog interface characteristics are defined Table 8.

The power requirements are defined in Table 9.

The absolute maximum ratings are defined in Table 10.




Figure 2. MDP Hardware Interface Signals-144-Pin TQFP




Figure 3. MDP Pin Signals - 144-Pin TQFP

4         D3         IAOB         Hote Paralle Interface         76         TDCLK         OA         DTE Serial Interface           6         D4         IAOB         Hote Parallel Interface         77         TXD         IA         DTE Serial Interface           7         SYCLK         OA         Controller         79         VDD         PWR         43.34           8         D5         IA/OB         Hote Parallel Interface         80         RESERVED         NC           9         D6         IA/OB         Hote Parallel Interface         81         NC         NC           10         D7         IA/OB         Hote Parallel Interface         83         NC         NC         NC           12         RS1         IA         Hote Parallel Interface         84         GND         GND         ACIN           13         PLLVDD         PLL         Tot S3 (VDD) frought 0 af         84         GND         GND         ACIN           14         AGND         GND         ACIN         87         SR40UT         D         Tot TXSIN (45)           15         NC         NC         88         SR40UT         D         Tot XNSIN (45)           16         NC <th>Pin</th> <th>Signal Label</th> <th>I/O Type</th> <th>Interface<sup>3</sup></th> <th>Pin</th> <th>Signal Label</th> <th>I/O Type</th> <th>Interface</th>	Pin	Signal Label	I/O Type	Interface <sup>3</sup>	Pin	Signal Label	I/O Type	Interface
3         D2         IAOB         Host Paralel Interface         76         -RLSD         OA         DTE Serial Interface           5         RESERVED         NC         77         TXD         IA         DTE Serial Interface           6         D4         IAOB         Host Paralell Interface         78         CTS         OA         DTE Serial Interface           7         SYCLK         OA         Controller         79         VDD         PVR         -3.3V           8         D5         IAOB         Host Paralell Interface         80         RESERVED         NC           10         D7         IAOB         Host Paralell Interface         83         NC         NC         NC           11         RS0         IA         Host Paralell Interface         84         GND         GND         PLL Cincut Selet (           12         RS1         IA         Host Paralell Interface         84         SNOUT         D         TotTXSIN (47)           13         PLUDD         PL         Concurs Selet (TS)         NC         B7         SNOUT         D         TotTXSIN (47)           14         AGND         GND         AGND         B9         SRIMT         D         TotTX		D1	IA/OB	Host Parallel Interface	73	SR2CLK	DI	To VSCLK (55)
4         D3         IAQB         Hox Parallel Indrace         76         TCL         OA         OTE Serial Indrace           6         D4         IAQB         Hox Parallel Indrace         77         TXD         IA         OTE Serial Indrace           6         D5         IAQB         Hox Parallel Indrace         78         -CTS         OPD         PWR         3-3.3           8         D5         IAQB         Hox Parallel Indrace         80         RESERVED         NC         NC           10         D5         IAQB         Hox Parallel Indrace         81         NC         NC         NC           11         RS0         IA         Hox Parallel Indrace         83         NC         NC         NC           12         RS1         IA         Hox Parallel Indrace         84         GND         GND         SPI         Freed Indrace           13         PLIVDD         PLI         Tv3 3/VOD IntroopIn 0/F         IA         SPI         Freed Indrace           14         GND         GND         AGND         80         SRAUT         DI         To/TXSIN (46)           15         NC         A         NC         SPI         SPI         SPI <td< td=""><td></td><td>RESERVED</td><td></td><td>NC</td><td>74</td><td>TIRO2</td><td>IA</td><td>NC</td></td<>		RESERVED		NC	74	TIRO2	IA	NC
5         RESERVED         NC         TXD         TXD         IAD         TTE serial lettran           6         D4         IAOB         Host Panalle Interface         78         CCTS         OA         DTE serial lettran           7         SYCLK         OA         Controller         79         VDD         PW         -3.37           8         D5         IAOB         Host Panalle Interface         80         NC         NC         NC           9         D6         IAOB         Host Panalle Interface         81         NC         NC         NC           11         RS1         IA         Host Panalle Interface         84         GND         GND         DCN           12         RS1         IA         Host Panalle Interface         84         GND         GND         CON           13         PLL/DD         PL         To -3.3 (VDD) Unrough 10.10         85         MKS         IA         PL*-RESET           14         AGND         GND         AGND         BS         SRAUT         DI         To MYSSIN (40)           15         NC         NC         88         SRAUT         DI         To MXSIN (40)           16         AGND		D2	IA/OB	Host Parallel Interface	75	~RLSD	OA	DTE Serial Interface
6         D4         IAOB         Host Parallel Interface         76         CTS         OA         DTE serial Interface           8         D5         IAOB         Host Parallel Interface         80         RESERVED         NC           9         D6         IAOB         Host Parallel Interface         81         NC         NC           10         D7         IAOB         Host Parallel Interface         82         RESERVED         NC           11         RS0         IA         Host Parallel Interface         83         NC         NC           12         RS1         IA         Host Parallel Interface         84         GND         GND         OCN           13         PLLVDD         PLL         Tot 4.3 (NO)         86         -RES1         IA         Forst SNI (4)           14         AGND         GND         AGND         89         SR4UT         DI         TotMSNI (4)           15         NC         NC         87         SR4UT         DI         TotMSNI (4)           16         NC         NC         88         SR3UT         DI         TotMSNI (4)           17         NC         NC         88         SR4UT         DI		D3	IA/OB	Host Parallel Interface	76	TDCLK	OA	DTE Serial Interface
T         SYCLK         OA         Controller         79         VDD         PVD         P         4.32V           9         D6         IA/OB         Host Paralel Inferione         80         NC         NC         NC           9         D6         IA/OB         Host Paralel Inferione         83         NC         NC         NC           11         RS0         IA         Host Paralel Inferione         84         GND         GDN         COND           13         PLL/DD         PLL         To +3.3 (VDD) through 10.4         85         MKS         IA         PLF-RESET           14         AGND         GND         AGND         86         -RES1         D         PIF-RESET           15         NC         NC         87         SR4QUT         D         To TXSIN (46)           16         NC         NC         88         SR3UT         D         To TVXSIN (45)           17         NC         NC         88         SR3UT         D         To TVXSIN (46)           18         AGND         GND         AGND         90         SR4NUT         D         To MXSON (46)           19         AGND         GND         AGND		RESERVED		NC	77	TXD	IA	DTE Serial Interface
8         D5         HACE         Hose Parallel Interface         80         RESERVED         NC           10         D7         HACE         Hose Parallel Interface         82         RESERVED         NC           11         R S0         I A         Hose Parallel Interface         83         NC         ND         DGAD           12         R S1         I A         Hose Parallel Interface         84         GND         GND         DGAD           13         PLL Tor 3-3 (VDD) froup 10 D and to AGND inbught 0 µE         86         -RES1         PIF: -RESET         SIF: Reset circuit           15         NC         NC         87         SR40UT         DI         To MTXSIN (40)           16         NC         NC         88         SR30UT         DI         To MXSOUT (40)           17         NC         NC         80         SR4IN         DI         To MXIXOUT (41)           18         AGND         GND         AGND         AGND         GAND         QLKOUT         DI         To MXIXOUT (43)           19         AGND         GND         AGND         AGND         QDD         Line/Audo Interface         92         RESERVED         NC           21 <t< td=""><td></td><td>D4</td><td>IA/OB</td><td>Host Parallel Interface</td><td>78</td><td>~CTS</td><td>OA</td><td>DTE Serial Interface</td></t<>		D4	IA/OB	Host Parallel Interface	78	~CTS	OA	DTE Serial Interface
9         D6         HoCe         HoCe Panelle Interface         81         NC         NC           11         R50         IA         HoRe Panelle Interface         83         NC         NC           11         R51         IA         HoBe Panelle Interface         84         GND         GND         GND           13         PLLVDD         PLL         To +33 (VDD) through 10 £a         85         MKS         IA         PLL Circuit Select (Interface)           14         AGND         GND         AGND         86         -REST         SFR.Read Circuit           15         NC         NC         88         SRAUUT         DI         To MTXSIN (A)           16         NC         NC         88         SRAUT         DI         To MTXSIN (A)           17         NC         MA         AGND         GND         AGND         90         SRAWN         DI         To MTXSIN (A)           18         AGND         GND         AGND         93         SAICLK         DI         To MTXSIN (A)           20         TELINNC*         IDA)         Line/Audo Interface         92         RESERVED         NC           21         AGND         ASAID         SAI		SYCLK	OA	Controller	79	VDD	PWR	+3.3V
10         D7         IA/CB         Hose Parallel Interface         82         RESERVED         NC           11         R50         IA         Hose Parallel Interface         83         NC         O         O           12         R51         IA         Hose Parallel Interface         84         GND         GND         OGND           13         PLL/DD         PLL         Tota 3 (VDD) frequent 10 0 and to AGND mough 10 µE         66         -RES1         AND         PLL Circuit Select ( SiF-Reset circuit           14         AGND         GND         AGND         86         SR40UT         D1         To VMSIN (43)           15         NC         NC         87         SR40UT         D1         To VMSIN (43)           16         AGND         GND         AGND         91         CLXOUT         D1         To MCKIN (43) &           20         TELINNC*         IDA         AGND         AGND         AGND         AGND         NC         82         RESERVED         NC           23         AVAA         P/WR         43.3/V or +VA         95         RESERVED         NC         26           24         SFK         OLOD         Line/Audo Interface         97         SAGL		D5	IA/OB	Host Parallel Interface	80	RESERVED		
11         R50         IA         Host Panelle Interface         83         NC         NC         NC           12         R51         IA         Host Panelle Interface         84         GND         GND         GND         GND           13         PLLVDD         PL         To +3 3 (VDD) through 10 µ         86         MKS         IA         PLL Croat Belot (Interface)           14         AGND         GND         AGND         86         -RES1         SRAQUT         DI         To MTXSIN K60           16         NC         NC         88         SRAUT         DI         To MTXSIN K60           17         NC         MC         89         SRAUN         DI         To MTXSIN K60           18         AGND         GND         AGND         90         SRAUN         DI         To MTXSIN K60           14         AGND/IC*         IOD         Line/Audo Interface         92         RESERVED         NC         SRAUN K043 k           20         TELUNINC*         IOD         Line/Audo Interface         94         IATCLK         DI         To MSCIX (46)           23         AVAA         PVR         433 AG +55A         SSAUCLK         DA         Host Voice Senial I			IA/OB	Host Parallel Interface		NC		
12         RS1         IA         Hose Parallel Interface         84         GND         GND         DGND           13         PLL/DD         PLL         Tota 33 (VDD) frouph 10 g and to AGND brough 10 gF         65         MK5         IA         PLL Circuit Select ( and to AGND brough 10 gF           14         AGND         GND         AGND         86         -RES1         PIF - RESET           15         NC         NC         87         SR40UT         DI         To MXSIN (MA)           16         NC         NC         88         SR30UT         DI         To MXSIN (MA)           16         NC         NC         80         SR4N         DI         To MXSIN (MA)           17         NC         NC         NC         83         SR4N         DI         To MXSIN (MA)           18         AGND         GND         AGND         80         SR3N         DI         To MXSIN (MA)           21         AGND/NC'         GND         AGND         83         SATCLK         DI         To MXSIN (MA)           22         TELIVINC'         GND         LineAudo Interface         94         ATCLK         D         To MSCIK (K6)           23         TAA1			IA/OB	Host Parallel Interface		RESERVED		
13         PLLVDD         PL         To +3.3 (NDD) through 10 µF         B5         MK6         IA         PL:-RESET           14         AGND         GND         AGND         B6         -RES1         PIF-ReSET GIUL           15         NC         MC         B7         SRA0UT         DI         To MTXSIN (40).           16         NC         NC         B8         SR30UT         DI         To MTXSIN (40).           17         NC         NC         89         SR4IN         DI         To MTXSIN (40).           18         AGND         GND         AGND         91         CLKOUT         DI         To MTXSIN (40).           20         TELINNC*         I(DA)         Line/Audo Interface         92         RESERVED         NC         100           21         AGNDV/NC*         GND         AGND         93         SATCLK         DI         To MTXCRE (47).           23         AVAA         PVR         4.3.3VA r5VA         95         RESERVED         NC         25           24         XAA         PVR         4.3.2VA r5VA         95         RESERVED         NC         26           25         TXA1         O(DD)         Line/Audo Interface <td></td> <td>RS0</td> <td></td> <td>Host Parallel Interface</td> <td>83</td> <td>NC</td> <td></td> <td>NC</td>		RS0		Host Parallel Interface	83	NC		NC
and to AGND insughT0 µF		RS1	IA	Host Parallel Interface	84	GND	GND	DGND
Image: Construct of the section of the sect		PLLVDD	PLL		85	MK5	IA	PLL Circuit Select (Note 4)
16         NC         83         SR3UT         DI         To VTXSIN (6)           17         NC         90         SR4IN         DI         To WXOUT (4)           18         AGND         GND         AGND         90         SR4IN         DI         To WXOUT (4)           19         AGND         GND         AGND         91         CLKOUT         DI         To MCKIVI (4)           20         TELINNC*         I(DA)         Line/Audio Interface         92         RESERVED         NC           21         AGNDVNC*         GND         AGND         93         SATCLK         DI         To MSTROBE (47)           22         TELOUTNC*         O(DD)         Line/Audio Interface         94         HATCLK         DI         To MSCLK (4)           23         AVAA         PWR         >33/A or 59/N         95         RESERVED         NC           24         SPK         O(DD)         Line/Audio Interface         96         RESERVED         NC         NC           25         TXA1         O(DD)         Line/Audio Interface         105         SR4CLK         OA         Host Vice Serial In terface           26         TXA2         O(DD)         Line/Audio Interface<		AGND	GND	AGND	86	~RES1		_
16         NC         83         SR3UT         DI         To VTXSIN (6)           17         NC         89         SR4M         DI         To WXOUT (4)           18         AGND         GND         AGND         90         SR1M         DI         To WXOUT (4)           19         AGND         GND         AGND         91         CLKOUT         DI         To MCXIVI (4)           20         TELINNC"         I(DA)         Line/Audio Interface         92         RESERVED         NC           21         AGNDVNC"         GND         AGND         93         SATCLK         DI         To MSTROBE (47)           22         TELOUTINC"         O(DD)         Line/Audio Interface         94         HATCLK         DI         To MSCLK (4)           23         AVAA         PVR         33/V or 5/VA         95         RESERVED         NC           24         SPK         O(DD)         Line/Audio Interface         97         SA4CLK         OA         Host Vice Serial In           26         TXA2         O(DD)         Line/Audio Interface         105         SR80UT         OA         Host Vice Serial In           27         VREF         REF         VC intogaactors <td></td> <td>NC</td> <td></td> <td>NC</td> <td>87</td> <td>SR4OUT</td> <td>DI</td> <td></td>		NC		NC	87	SR4OUT	DI	
17         NC         NC         89         SR4IN         DI         TO MRXOUT (46)           18         AGND         GND         GND         AGND         90         SR3IN         DI         To MRXOUT (47)           19         AGND         GND         AGND         91         CLKOUT         DI         To MCLKIN (43) & G/D           20         TELININC*         I(DA)         Line/Audio Interface         92         RESERVED         NC           21         AGNDV/NC*         GND         AGND         93         SAICLK         DI         To MSTROBE (47)           24         SPK         O(DD)         Line/Audio Interface         94         IATCLK         DI         To MSTROBE (47)           24         SPK         O(DD)         Line/Audio Interface         97         SA4CLK         OA         Host Voice Serial I           26         TXA2         O(DD)         Line/Audio Interface         101         RESERVED         NC           27         VREF         REF         VCA: REF         VA: AGND Intra capacitors         90         SR8UN         IA         Host Voice Serial I           28         MICV/NC*         IIDA         Line/Audio Interface         102         RESERVED								
18         AGND         GND         AGND         90         SR3IN         DI         To VRXOUT (s/s) (s/s)           19         AGND         GND         AGND         91         CLKOUT         DI         To MCLKIN (s/s) & (s/s)           20         TELININC*         II(DA)         Line/Audio Interface         92         RESERVED         NC           21         AGNDV/NC*         GND         AGND         93         SA1CLK         DI         To MSTROBE (A/s)           22         TELOUTINC*         O(DD)         Line/Audio Interface         94         IATCLK         DI         To MSCLK (A/s)           23         AVAA         PWR         43.3VA or FoVA         95         RESERVED         NC           24         SPK         O(DD)         Line/Audio Interface         96         RESERVED         NC           26         TXA1         O(DD)         Line/Audio Interface         98         SR4CLK         OA         Host Voice Serial I           27         VREF         REF         VC trough capacitors         99         SR8N         IA         Host Voice Serial I           28         VC         NC         RESERVED         NC         NC         IA           29								
19         AGND         GND         AGND         91         CLKOUT         DI         To MCLKIN (43) & (57)           20         TELINNC*         I(DA)         Line/Audio Interface         92         RESERVED         NC           21         AGNDV/NC*         GND         AGND         93         SA1CLK         DI         To MSTROBE (47)           21         TELOUTNC*         O(DD)         Line/Audio Interface         94         IAICLK         DI         To MSCLK (45)           23         AVAA         PWR         4.33VA or +5VA         95         RESERVED         NC           24         SPK         O(DD)         Line/Audio Interface         97         SA4CLK         OA         Host Voice Serial II           26         TXA1         O(DD)         Line/Audio Interface         101         RESERVED         NC           27         VREF         REF         DAA AGND         103         SACLK         OA         Host Voice Serial I           28         MCV/NC*         I(DA)         Line/Audio Interface         101         RESERVED         NC           30         RIN         I(DA)         Line/Audio Interface         102         RESERVED         NC           31			GND					
20         TELINNC*         IIDA)         Line/Audio Interface         92         RESERVED         NC           21         AGND/NC*         GND         AGND         93         SA1CLK         DI         To MSTROBE (47)           22         TELOUT/NC*         O(D)         Line/Audio Interface         94         IA1CLK         DI         To MSCLK (45)           23         AVAA         PWR         43.3VA or 45VA         95         RESERVED         NC           24         SPK         O(D)         Line/Audio Interface         97         SA4CLK         OA         Host Voice Serial In           25         TXA1         O(DD)         Line/Audio Interface         97         SA4CLK         OA         Host Voice Serial In           26         TXA2         O(DD)         Line/Audio Interface         100         SR80UT         OA         Host Voice Serial In           27         VREF         REF         DAA, AGND fhru capacitors         99         SR8IN         IA         Host Voice Serial In           28         MCV/NC*         IIOA         Line/Audio Interface         101         RESERVED         NC           30         RIN         IGAA         Line/Audio Interface         103         SA2CLK			GND		91		DI	To MCLKIN (43) & VCLKIN
21         AGND/NC*         GND         AGND         93         SA1CLK         D1         To MSTROBE (47)           22         TELOUT/NC*         Q(DD)         Line/Audio Interface         94         IA1CLK         D1         To MSCLK (45)           23         AVAA         PWR         43.3VA or 45VA         95         RESERVED         NC           24         SPK         Q(DF)         Line/Audio Interface         96         RESERVED         NC           25         TXA1         Q(DD)         Line/Audio Interface         97         SA4CLK         OA         Host Voice Serial I           26         TXA1         Q(DD)         Line/Audio Interface         99         SR8IN         IA         Host Voice Serial I           27         VREF         REF         VC through capacitors         99         SR8UT         OA         Host Voice Serial I           28         MICV/NC*         IIDA         Line/Audio Interface         101         RESERVED         NC           30         R1N         IIOA         Line/Audio Interface         102         RESERVED         NC           31         AGND         MICM         IQA         AGND         103         SA2CLK         DI         To VOTRILSI		TELIN/NC*	I(DA)	Line/Audio Interface	92	RESERVED		
22         TELOUTNC*         O(DD)         Line/Audio Interface         94         IA1CK         DI         To MSCLK (45).           23         AVAA         PWR         +3.3VA or +5VA         95         RESERVED         NC           24         SPK         O(DF)         Line/Audio Interface         97         SA4CLK         OA         Host Voice Serial Interface           25         TXA1         O(DD)         Line/Audio Interface         98         SR4CLK         OA         Host Voice Serial Interface           26         TXA2         O(DD)         Line/Audio Interface         98         SR4IN         IA         Host Voice Serial Interface           27         VREF         REF         DA1, AGND Intru capacitors         99         SR8IN         IA         Host Voice Serial Interface           30         RIN         IIOA         Line/Audio Interface         101         RESERVED         NC           31         AGNDM         GND         AGND         103         SA2CLK         DI         To VCNTRLSIN (6)           32         -RES2         PIF: -RESET         104         SR10         DI         To VCNTRLSIN (6)           33         MICM         (IDA         Line/Audio Interface         105							DI	
23         AVAA         PWR         +3.3VA or +5VA         95         RESERVED         NC           24         SPK         O(DF)         Line/Audio Interface         96         RESERVED         NC           25         TXA1         O(DD)         Line/Audio Interface         97         SA4CLK         OA         Host Voice Serial Ir           26         TXA2         O(DD)         Line/Audio Interface         98         SR4CLK         OA         Host Voice Serial Ir           27         VREF         REF         DAA; AGND thru capacitors         99         SR8IN         IA         Host Voice Serial Ir           28         VC         REF         DAA; AGND thru capacitors         100         SR80UT         OA         Host Voice Serial Ir           29         MICV/NC*         I(DA)         Line/Audio Interface         101         RESERVED         NC           30         RIN         I(DA)         Line/Audio Interface         103         SA2CLK         DI         To VCNTRLSIN (S           31         AGND         GND         AGND         Inde/Audio Interface         105         RESERVED         NC           33         MICM         IIDA         Line/Audio Interface         106         SR10								
24         SPK         O(DF)         Line/Audio Interface         96         RESERVED         NC           25         TXA1         O(DD)         Line/Audio Interface         97         SA4CLK         OA         Host Voice Serial Ir           26         TXA2         O(DD)         Line/Audio Interface         98         SR4CLK         OA         Host Voice Serial Ir           27         VREF         REF         VC through capacitors         99         SR8IN         IA         Host Voice Serial Ir           28         VC         REF         DAX: AGND thru capacitors         100         SR8OUT         OA         Host Voice Serial Ir           29         MICV/NC*         I(DA)         Line/Audio Interface         101         RESERVED         NC           30         RIN         I(DA)         Line/Audio Interface         102         RESERVED         NC           31         AGNDM         GND         AGND         SA2CLK         DI         To VCNTRLSIN(6)           33         MICM         I(DA)         Line/Audio Interface         102         RESERVED         NC           34         MICBIAS         MICBIAS         MICBIAS         MICBIAS         NC         NC           34			. ,					
25         TXA1         O(DD)         Line/Audio Interface         97         SA4CLK         OA         Host Voice Senial Ir           26         TXA2         O(DD)         Line/Audio Interface         98         SRRIN         IA         Host Voice Senial Ir           27         VREF         REF         DAA; AGND thru capacitors         100         SR80UT         OA         Host Voice Senial Ir           28         VC         REF         DAA; AGND thru capacitors         100         SR80UT         OA         Host Voice Senial Ir           29         MICV/NC*         I(DA)         Line/Audio Interface         101         RESERVED         NC           30         RIN         I(DA)         Line/Audio Interface         103         SA2CLK         DI         To VSTROBE(53)           31         AGNDM         GND         Line/Audio Interface         106         SR110         DI         To VCNTRLSIN (61           33         MICBLAS         MICBLAS circuit         106         SR110         DI         To MCNTRLSIN (4           34         MICBLAS         MICBLAS circuit         106         SR110         DI         To MCNTRLSIN (4           35         -RLYB         OD         Line/Audio Interface         108			O(DF)					
26         TXA2         O(D)         Line/Audo Interface         98         SR4CLK         OA         Host Voice Serial Ir           27         VREF         REF         DAA, AGND tru capacitors         199         SR8IN         IA         Host Voice Serial Ir           28         VC         REF         DAA, AGND tru capacitors         100         SR80UT         OA         Host Voice Serial Ir           29         MICV/NC*         IIDA         Line/Audo Interface         101         RESERVED         NC           30         RIN         IIDA         Line/Audo Interface         102         RESERVED         NC           31         AGNDM         GND         AGND         103         SA2CLK         DI         To VCNTRLSIN (5)           32         -RES2         PIF: -RESET         104         SR2IO         DI         To VCNTRLSIN (6)           34         MICBIAS         MICBIAS circuit         106         SR1IO         DI         To MCNTRLSIN (4)           35         -RLYB         OD         Line/Audo Interface         108         XTCLK         IA         DTE Serial Interfac           36         SPKMD         OA         Line/Audo Interface         108         XTCLK         IA         D							OA	Host Voice Serial Interface
27         VREF         REF         VC through capacitors         99         SR8IN         IA         Host Voice Serial Ir           28         VC         REF         DAA; AGND thru capacitors         100         SR8UT         OA         Host Voice Serial Ir           29         MICVINC*         I[DA)         Line/Audio Interface         101         RESERVED         NC           30         RIN         I[DA)         Line/Audio Interface         102         RESERVED         NC           31         AGNDM         GND         AGND         103         SA2CLK         DI         To VCNTROBE(53)           32         -RES2         SF: Reset circuit         104         SR2IO         DI         To VCNTRLSIN (61)           33         MICM         I(DA)         Line/Audio Interface         105         RESERVED         NC           34         MICBIAS         MICBIAS circuit         106         SR1IO         DI         To MCNTRLSIN (4           35         -RLYB         OD         Line/Audio Interface         107         VDD         PWR         +3.3V           36         SPKMD         OA         Line/Audio Interface         107         NC         SR1G         OBD         DI								Host Voice Serial Interface
28         VC         REF         DAA; AGND thru capacitors         100         SR80UT         OA         Host Voice Serial Ir           29         MICV/NC*         I(DA)         Line/Audio Interface         101         RESERVED         NC           30         RIN         I(DA)         Line/Audio Interface         102         RESERVED         NC           31         AGNDM         GND         AGND         103         SA2CLK         DI         To VSTROBE (S3)           32         -RES2         PIF: -RESET         104         SR2IO         DI         To VCNTRLSIN (S           33         MICM         I(DA)         Line/Audio Interface         105         RESERVED         NC           34         MICBIAS         MICBIAS circuit         106         SR10         DI         To MCNTRLSIN (4           35         -RLYB         OD         Line/Audio Interface         108         XTCLK         IA         DTE Serial Interfac           36         SPKMD         OA         Line/Audio Interface         108         XTCLK         IA         DTE Serial Interfac           37         AVDD         PWR         +3.3V         109         GND         GND         DNC           38								Host Voice Serial Interface
29         MICV/NC*         I(DA)         Line/Audio Interface         101         RESERVED         NC           30         RIN         I(DA)         Line/Audio Interface         102         RESERVED         NC           31         AGNDM         GND         AGND         103         SA2CLK         DI         To VSTROBE (53)           32         -RES2         DI         To VSTROBE (53)         SR2IO         DI         To VCNTRLSIN (50)           33         MICM         I(DA)         Line/Audio Interface         105         RESERVED         NC           34         MICBIAS         MICBIAS circuit         106         SR10         DI         To VCNTRLSIN (4)           35         -RLYB         OD         Line/Audio Interface         107         VDD         PWR         +3.3V           36         SPKMD         OA         Line/Audio Interface         108         XTCLK         IA         DTE Serial Interfac           37         AVDD         PWR         +3.3V         109         GND         GND         OA           38         RESERVED/NC*         NC         110         RESERVED         NC         NC           40         -SET3V         IA         AGND (VA				* ·				Host Voice Serial Interface
30RINI(DA)Line/Audio Interface102RESERVEDMNC31AGNDMGNDAGND103SA2CLKDITo VSTROBE (53)32-RES2PIF:-RESET104SR2IODITo VCNTRLSIN (55)33MICMI(DA)Line/Audio Interface105RESERVEDNC34MICBIASMICBIAS circuit106SR1IODITo MCNTRLSIN (4)35-RLYBODLine/Audio Interface107VDDPWR+3.3V36SPKMDOALine/Audio Interface108XTCLKIADTE Serial Interfac37AVDDPWR+3.3V109GNDGNDDGNDGN38RESERVED/NC*NC111RXDOADTE Serial Interfac40-SET3VIAAGND (VAA = +3.3V) or NC112-DTRIADTE Serial Interfac41NCNCNC113SLEEPODITo IASLEP (59)42MCKTRLSINDITo SR10 (106)114RESERVEDNCNC43MCLKINDITo SR40UT (87)116RESERVEDNCNC44MTXSINDITo SR40UT (87)118RESERVEDNCNC45MSCLKDITo SR40UT (87)119RESERVEDNCNC46MRXOUTDITo SR40UT (89)118RESERVEDNCNC47MSTROBEDITo SR40UT (89)118RE				· · ·			0,1	
31         AGNDM         GND         AGND         103         SA2CLK         DI         To VSTROBE (53)           32         -RES2         PIF: -RESET cruit         104         SR2IO         DI         To VCNTRLSIN (53)           33         MICM         I(DA)         Line/Audio Interface         105         RESERVED         NC           34         MICBIAS         MICBIAS circuit         106         SR1IO         DI         To MCNTRLSIN (53)           36         SPKMD         OA         Line/Audio Interface         107         VDD         PWR         +3.3V           38         RESERVED/NC*         NC         110         RESERVED         NC           39         RESERVED/NC*         NC         111         RXD         OA         DTE Serial Interface           40         -SET3V         IA         AGND (VAA = +3.3V) or NC         112         -DTR         IA         DTE Serial Interface           41         NC         NC         111         RXD         OA         DTE Serial Interface           42         MCNTRLSIN         DI         To SR100 (106)         114         RESERVED         NC           43         MCLKIN         DI         To SR40UT (87)         11								
32     -RES2     PIF: -RESET SIF: Reset circuit     104     SR2IO     DI     To VCNTRLSIN (50)       33     MICM     I(DA)     Line/Audio Interface     105     RESERVED     NC       34     MICBIAS     MICBIAS circuit     106     SR1IO     DI     To MCNTRLSIN (4)       36     SPKMD     OA     Line/Audio Interface     107     VDD     PWR     +3.3V       36     SPKMD     OA     Line/Audio Interface     108     XTCLK     IA     DTE Serial Interface       37     AVDD     PWR     +3.3V     109     GND     GND     DGND       38     RESERVED/NC*     NC     111     RXD     OA     DTE Serial Interface       39     RESERVED/NC*     NC     111     RXD     OA     DTE Serial Interface       40     ~SET3V     IA     AGND (VAA = +3.3V) or NC     112     -DTR     IA     DTE Serial Interface       41     NC     NC     NC     113     SLEEPO     DI     To IASLEEP (59)       42     MCNTRLSIN     DI     To SR40UT (69)     114     RESERVED     NC       44     MTXSIN     DI     To SR40UT (67)     116     RESERVED     NC       45     MSCLK     DI     To							DI	
33MICMI(DA)Line/Audio Interface105RESERVEDNC34MICBIASMICBIAS circuit106SR110DITo MCNTRLSIN (4)35-RLYBODLine/Audio Interface107VDDPWR+3.3V36SPKMDOALine/Audio Interface108XTCLKIADTE Serial Interfac37AVDDPWR+3.3V109GNDGNDDGNDDGND38RESERVED/NC*NC111RESERVEDNCNC39RESERVED/NC*NC111RXDOADTE Serial Interfac40-SET3VIAAGND (VAA = +3.3V) or NC (VAA = +5V)112-DTRIADTE Serial Interfac41NCNC114RESERVEDNCNC141VCC or GND42MCNTRLSINDITo SR10(106)114RESERVEDNCNC44MTXSINDITo IASLEY (89)118NCNCNC45MSCLKDITo IAALK (93)119RESERVEDNCNC46MRXOUTDITo SR410 (89)118RESERVEDNCNC48-RLYAODLine/Audio Interface120RESERVEDNCNC50AVDDGNDAGND121GNDGNDDDDGND51VSUBGNDAGND123XCLKOANC53VSTROBE/NC*DITo SA2LK (103)125-DSR<			0.15	PIF: ~RESET				To VCNTRLSIN (58)
34         MICBIAS         MICBIAS circuit         106         SR1IO         DI         To MCNTRLSIN (4           35         -RLYB         OD         Line/Audio Interface         107         VDD         PWR         +3.3V           36         SPKMD         OA         Line/Audio Interface         108         XTCLK         IA         DTE Serial Interfac           37         AVDD         PWR         +3.3V         109         GND         GND         DGND           38         RESERVED/NC*         NC         110         RESERVED         NC           39         RESERVED/NC*         NC         111         RXD         OA         DTE Serial Interfac           40         -SET3V         IA         GND (VAA = +3.3V) or NC         112         -DTR         IA         DTE Serial Interfac           41         NC         NC         113         SLEEPO         DI         To IASLEP (59)           42         MCNTRLSIN         DI         To SR10 (106)         114         RESERVED         NC           43         MCLKIN         DI         To IACLKQUT (87)         116         RESERVED         NC           44         MTXSIN         DI         To IACLKQUT (89)         11		MICM			105	RESERVED		NC
35         -RLYB         OD         Line/Audio Interface         107         VDD         PWR         +3.3V           36         SPKMD         OA         Line/Audio Interface         108         XTCLK         IA         DTE Serial Interfac           37         AVDD         PWR         +3.3V         109         GND         GND         DGND           38         RESERVED/NC*         NC         110         RESERVED         NC           39         RESERVED/NC*         NC         111         RXD         OA         DTE Serial Interfac           40         -SET3V         IA         AGND (VAA = +3.3V) or NC (VAA = +5V)         112         -DTR         IA         DTE Serial Interfac           41         NC         NC         113         SLEEPO         DI         To IASLEEP (59)           42         MCNTRLSIN         DI         To SR1IO (106)         114         RESERVED         NC           43         MCLKIN         DI         To SR4OUT (87)         116         RESERVED         NC           44         MTXSIN         DI         To IASLEK (94)         117         VGG         REF         45V or +3.3V           46         MRXOUT         DI         To SR4IN			1(0/1)				DI	
36         SPKMD         OA         Line/Audio Interface         108         XTCLK         IA         DTE Serial Interface           37         AVDD         PWR         +3.3V         109         GND         GND         DGND           38         RESERVED/NC*         NC         110         RESERVED         NC           39         RESERVED/NC*         NC         111         RXD         OA         DTE Serial Interface           40         -SET3V         IA         AGND (VAA = +3.3V) or NC (VAA = +5V)         112         ~DTR         IA         DTE Serial Interface           41         NC         NC         113         SLEEPO         DI         To IASLEEP (59)           42         MCNTRLSIN         DI         To SR1IO (106)         114         RESERVED         NC           43         MCLKIN         DI         To SR4OUT (87)         116         RESERVED         NC           44         MTXSIN         DI         To SR4OUT (87)         118         RESERVED         NC           45         MSCLK         DI         To SA1CLK (93)         119         RESERVED         NC           46         MRXOUT         DI         To SA1CLK (93)         122         YCLK			OD					
37AVDDPWR+3.3V109GNDGNDDGND38RESERVED/NC*NC110RESERVEDNC39RESERVED/NC*NC111RXDOADTE Serial Interface40-SET3VIAAGND (VAA = +3.3V) or NC (VAA = +5V)112-DTRIADTE Serial Interface41NCNC113SLEEPODITo IASLEEP (59)NC42MCNTRLSINDITo SR10 (106)114RESERVEDNC43MCLKINDITo SR4OUT (87)116RESERVEDNC44MTXSINDITo SR4OUT (87)116RESERVEDNC45MSCLKDITo IA1CLK (94)117VGGREF+5V or +3.3V46MRXOUTDITo SR4ND(K9)118RESERVEDNCNC47MSTROBEDITo SA1CLK (93)119RESERVEDNCNC48-RLYAODLine/Audio Interface120RESERVEDNCNC50AVDDGNDAGND121GNDGNDNC51VSUBGNDAGND124RESERVEDNCNC53VSTROBE/NC*DITo SA3IN (90)126RESERVEDNC54VTXSIN/NC*DITo SR3IN (90)126RESERVEDNC55VSCLK/NC*DITo SR3IN (90)126RESERVEDNC56VTXSIN/NC*DITo SR3IN (73)127								
38RESERVED/NC*NC110RESERVEDNC39RESERVED/NC*NC111RXDOADTE Serial Interface40~SET3VIAAGND (VAA = +3.3V) or NC (VAA = +5V)112-DTRIADTE Serial Interface41NCNC113SLEEPODITo IASLEEP (59)42MCNTRLSINDITo SR1IO (106)114RESERVEDNC43MCLKINDITo SR40UT (87)116RESERVEDNC44MTXSINDITo SR40UT (87)116RESERVEDNC45MSCLKDITo IA1CLK (94)117VGGREF+5V or +3.3V46MRXOUTDITo SR4IN (89)118RESERVEDNC47MSTROBEDITo SR4IN (89)119RESERVEDNC48~RLYAODLine/Audio Interface120RESERVEDNC50AVDDGNDAGND123XCLKOANC51VSUBGNDAGND124RESERVEDNC52GNDGNDDGND126RESERVEDNC53VSTROBE/NC*DITo SR3IN (90)126RESERVEDNC54VRXOUT/NC*DITo SR30UT (88)128RINGDIALine/Audio Interface56VCLKINNC*DITo SR30UT (81)126RESERVEDNCNC57VCLKINNC*DITo SR30UT (81)128RINGDIA<								
39RESERVED/NC*NC111RXDOADTE Serial Interface40~SET3VIAAGND (VAA = +3.3V) or NC (VAA = +5V)112~DTRIADTE Serial Interface41NCNCNC113SLEEPODITo IASLEEP (59)42MCNTRLSINDITo SR1IO (106)114RESERVEDNC43MCLKINDITo CLKOUT (91)115NOXTLIAVCC or GND44MTXSINDITo IASLE(94)117VGGREF+5V or +3.3V46MRXOUTDITo SR4IN (89)118RESERVEDNCNC47MSTROBEDITo SA1CLK (93)119RESERVEDNCNC48~RLYAODLine/Audio Interface120RESERVEDNCNC50AVDDPWR+3.3V122YCLKOANC51VSUBGNDAGND124RESERVEDNC52GNDGNDDGND126RESERVEDNC53VSTROBE/NC*DITo SR3IN (90)126RESERVEDNC54VRXOUT/NC*DITo SR3IN (90)126RESERVEDNC55VSCLK/NC*DITo SR3OUT (88)128RINGDIALine/Audio Interface56VCNTRLSIN/NC*DITo SR3OUT (88)128RINGDIALine/Audio Interfac57VCLKIN/NC*DITo SR3OUT (89)128RINGDIALine/Au							GILE	
40-SET3VIAAGND (VAA = +3.3V) or NC (VAA = +5V)112-DTRIADTE Serial Interface41NCNC113SLEEPODITo IASLEEP (59)42MCNTRLSINDITo SR1IO (106)114RESERVEDNC43MCLKINDITo SR10 (106)115NOXTLIAVCC or GND44MTXSINDITo SR40UT (87)116RESERVEDNC45MSCLKDITo IA1CLK (94)117VGGREF+5V or +3.3V46MRXOUTDITo SA1CLK (93)119RESERVEDNC47MSTROBEDITo SA1CLK (93)119RESERVEDNC48-RLYAODLine/Audio Interface120RESERVEDNC49AGNDGNDAGND121GNDGNDDGND50AVDDPWR+3.3V122YCLKOANC51VSUBGNDAGND123XCLKOANC53VSTROBE/NC*DITo SA2CLK (103)125-DSROADTE Serial Interface54VRXOUT/NC*DITo SR30UT (88)128RINGDIALine/Audio Interface55VSCLK/NC*DITo SR30UT (88)128RINGDIALine/Audio Interface56VTXSIN/NC*DITo SR30UT (88)128RINGDIALine/Audio Interface57VCLKIN/NC*DITo SR30UT (88)128RINGD <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>OA</td><td></td></td<>							OA	
41         NC         NC         113         SLEEPO         DI         To IASLEEP (59)           42         MCNTRLSIN         DI         To SR1IO (106)         114         RESERVED         NC           43         MCLKIN         DI         To CLKOUT (91)         115         NOXTL         IA         VCC or GND           44         MTXSIN         DI         To CLKOUT (97)         116         RESERVED         NC           45         MSCLK         DI         To IATCLK (94)         117         VGG         REF         +5V or +3.3V           46         MRXOUT         DI         To SR4IN (89)         118         RESERVED         NC           47         MSTROBE         DI         To SA1CLK (93)         119         RESERVED         NC           48         ~RLYA         OD         Line/Audio Interface         120         RESERVED         NC           49         AGND         GND         AGND         121         GND         GND         DGND           50         AVDD         PWR         +3.3V         122         YCLK         OA         NC           52         GND         GND         AGND         124         RESERVED         NC <td></td> <td></td> <td>IA</td> <td>AGND (VAA = +3.3V) or NC</td> <td></td> <td></td> <td></td> <td>DTE Serial Interface</td>			IA	AGND (VAA = +3.3V) or NC				DTE Serial Interface
42MCNTRLSINDITo SR1IO (106)114RESERVEDNC43MCLKINDITo CLKOUT (91)115NOXTLIAVCC or GND44MTXSINDITo SR4OUT (87)116RESERVEDNC45MSCLKDITo IA1CLK (94)117VGGREF+5V or +3.3V46MRXOUTDITo SR4IN (89)118RESERVEDNC47MSTROBEDITo SA1CLK (93)119RESERVEDNC48~RLYAODLine/Audio Interface120RESERVEDNC49AGNDGNDAGND121GNDGNDDGND50AVDDPWR+3.3V122YCLKOANC51VSUBGNDGNDDGND124RESERVEDNC52GNDGNDDGND124RESERVEDNC53VSTROBE/NC*DITo SR3IN (90)126RESERVEDNC54VTXSIN/NC*DITo SR3OUT (88)128RINGDIALine/Audio Interface56VTXSIN/NC*DITo SR3OUT (89)128RINGDIALine/Audio Interface58VCNTRLSIN/NC*DITo SR3UT (90)129~RTSIADTE Serial Interfac		NC	1		113	SLEEPO	וח	TO JASI FEP (59)
43MCLKINDITo CLKOUT (91)115NOXTLIAVCC or GND44MTXSINDITo SR4OUT (87)116RESERVEDNC45MSCLKDITo IA1CLK (94)117VGGREF+5V or +3.3V46MRXOUTDITo SR4IN (89)118RESERVEDNC47MSTROBEDITo SA1CLK (93)119RESERVEDNC48~RLYAODLine/Audio Interface120RESERVEDNC49AGNDGNDAGND121GNDGNDDGND50AVDDPWR+3.3V122YCLKOANC51VSUBGNDAGND123XCLKOANC52GNDGNDDGND124RESERVEDNC53VSTROBE/NC*DITo SA2CLK (103)125-DSROADTE Serial Interfac54VTXSIN/NC*DITo SR3OUT (88)128RINGDIALine/Audio Interface57VCLKIN/NC*DITo SR2OUT (91)129-RTSIADTE Serial Interfac58VCNTRLSIN/NC*DITo SR2OUT (104)130IRQIAHost Parallel Interfac			וח					
44MTXSINDITo SR4OUT (87)116RESERVEDImage: Microscolar description45MSCLKDITo IA1CLK (94)117VGGREF+5V or +3.3V46MRXOUTDITo SR4IN (89)118RESERVEDNC47MSTROBEDITo SA1CLK (93)119RESERVEDNC48~RLYAODLine/Audio Interface120RESERVEDNC49AGNDGNDAGND121GNDGNDDGND50AVDDPWR+3.3V122YCLKOANC51VSUBGNDAGND123XCLKOANC52GNDGNDDGND124RESERVEDNC53VSTROBE/NC*DITo SA2CLK (103)125~DSROADTE Serial Interfac54VRXOUT/NC*DITo SR3OUT (88)128RINGDIALine/Audio Interface56VTXSIN/NC*DITo SR3OUT (88)128RINGDIALine/Audio Interface57VCLKIN/NC*DITo SR2OL (104)130IRQIAHost Parallel Interface							IA	
45MSCLKDITo IA1CLK (94)117VGGREF+5V or +3.3V46MRXOUTDITo SR4IN (89)118RESERVEDNC47MSTROBEDITo SA1CLK (93)119RESERVEDNC48~RLYAODLine/Audio Interface120RESERVEDNC49AGNDGNDAGND121GNDGNDDGND50AVDDPWR+3.3V122YCLKOANC51VSUBGNDAGND123XCLKOANC52GNDGNDDGND124RESERVEDNC53VSTROBE/NC*DITo SA2CLK (103)125~DSROADTE Serial Interface54VRXOUT/NC*DITo SR3IN (90)126RESERVEDNCNC55VSCLK/NC*DITo SR3OUT (88)128RINGDIALine/Audio Interface56VTXSIN/NC*DITo CLKOUT (91)129~RTSIADTE Serial Interfac58VCNTRLSIN/NC*DITo SR2IO (104)130IRQIAHost Parallel Interfac								
46         MRXOUT         DI         To SR4IN (89)         118         RESERVED         NC           47         MSTROBE         DI         To SA1CLK (93)         119         RESERVED         NC           48         ~RLYA         OD         Line/Audio Interface         120         RESERVED         NC           49         AGND         GND         AGND         121         GND         GND         DGND           50         AVDD         PWR         +3.3V         122         YCLK         OA         NC           51         VSUB         GND         AGND         123         XCLK         OA         NC           52         GND         GND         DGND         124         RESERVED         NC           53         VSTROBE/NC*         DI         To SA2CLK (103)         125         ~DSR         OA         DTE Serial Interfac           54         VRXOUT/NC*         DI         To SR3IN (90)         126         RESERVED         NC           55         VSCLK/NC*         DI         To SR3OUT (88)         128         RINGD         IA         Line/Audio Interface           56         VTXSIN/NC*         DI         To CLKOUT (91)         129							REE	
47MSTROBEDITo SA1CLK (93)119RESERVEDNC48~RLYAODLine/Audio Interface120RESERVEDNC49AGNDGNDAGND121GNDGNDDGND50AVDDPWR+3.3V122YCLKOANC51VSUBGNDAGND123XCLKOANC52GNDGNDDGND124RESERVEDNC53VSTROBE/NC*DITo SA2CLK (103)125~DSROADTE Serial Interface54VRXOUT/NC*DITo SR3IN (90)126RESERVEDNC55VSCLK/NC*DITo SR3OUT (88)128RINGDIALine/Audio Interface56VTXSIN/NC*DITo CLKOUT (91)129~RTSIADTE Serial Interface58VCNTRLSIN/NC*DITo SR2IO (104)130IRQIAHost Parallel Interface								
48~RLYAODLine/Audio Interface120RESERVEDNC49AGNDGNDAGND121GNDGNDDGND50AVDDPWR+3.3V122YCLKOANC51VSUBGNDAGND123XCLKOANC52GNDGNDDGND124RESERVEDNC53VSTROBE/NC*DITo SA2CLK (103)125~DSROADTE Serial Interface54VRXOUT/NC*DITo SR3IN (90)126RESERVEDNC55VSCLK/NC*DITo SR3OUT (88)128RINGDIALine/Audio Interface56VTXSIN/NC*DITo CLKOUT (91)129~RTSIADTE Serial Interface58VCNTRLSIN/NC*DITo SR2IO (104)130IRQIAHost Parallel Interface							-	
49AGNDGNDAGND121GNDGNDDGND50AVDDPWR+3.3V122YCLKOANC51VSUBGNDAGND123XCLKOANC52GNDGNDDGND124RESERVEDNC53VSTROBE/NC*DITo SA2CLK (103)125~DSROADTE Serial Interfac54VRXOUT/NC*DITo SR3IN (90)126RESERVEDNC55VSCLK/NC*DITo SR3OUT (88)128RINGDIALine/Audio Interfac56VTXSIN/NC*DITo CLKOUT (91)129~RTSIADTE Serial Interfac58VCNTRLSIN/NC*DITo SR2IO (104)130IRQIAHost Parallel Interfac								
50AVDDPWR+3.3V122YCLKOANC51VSUBGNDAGND123XCLKOANC52GNDGNDDGND124RESERVEDNC53VSTROBE/NC*DITo SA2CLK (103)125~DSROADTE Serial Interface54VRXOUT/NC*DITo SR3IN (90)126RESERVEDNC55VSCLK/NC*DITo SR2CLK (73)127~RIOADTE Serial Interface56VTXSIN/NC*DITo SR3OUT (88)128RINGDIALine/Audio Interface57VCLKIN/NC*DITo SR2IO (104)130IRQIAHost Parallel Interface							GND	
51VSUBGNDAGND123XCLKOANC52GNDGNDDGND124RESERVEDNC53VSTROBE/NC*DITo SA2CLK (103)125~DSROADTE Serial Interface54VRXOUT/NC*DITo SR3IN (90)126RESERVEDNC55VSCLK/NC*DITo SR2CLK (73)127~RIOADTE Serial Interface56VTXSIN/NC*DITo SR3OUT (88)128RINGDIALine/Audio Interface57VCLKIN/NC*DITo CLKOUT (91)129~RTSIADTE Serial Interface58VCNTRLSIN/NC*DITo SR2IO (104)130IRQIAHost Parallel Interface								
52GNDGNDDGND124RESERVEDNC53VSTROBE/NC*DITo SA2CLK (103)125~DSROADTE Serial Interface54VRXOUT/NC*DITo SR3IN (90)126RESERVEDNC55VSCLK/NC*DITo SR2CLK (73)127~RIOADTE Serial Interface56VTXSIN/NC*DITo SR3OUT (88)128RINGDIALine/Audio Interface57VCLKIN/NC*DITo CLKOUT (91)129~RTSIADTE Serial Interface58VCNTRLSIN/NC*DITo SR2IO (104)130IRQIAHost Parallel Interface								
53         VSTROBE/NC*         DI         To SA2CLK (103)         125         ~DSR         OA         DTE Serial Interface           54         VRXOUT/NC*         DI         To SR3IN (90)         126         RESERVED         NC           55         VSCLK/NC*         DI         To SR3CLK (73)         127         ~RI         OA         DTE Serial Interface           56         VTXSIN/NC*         DI         To SR3OUT (88)         128         RINGD         IA         Line/Audio Interface           57         VCLKIN/NC*         DI         To CLKOUT (91)         129         ~RTS         IA         DTE Serial Interface           58         VCNTRLSIN/NC*         DI         To SR2IO (104)         130         IRQ         IA         Host Parallel Interface							UA	
54         VRXOUT/NC*         DI         To SR3IN (90)         126         RESERVED         NC           55         VSCLK/NC*         DI         To SR3CLK (73)         127         ~RI         OA         DTE Serial Interface           56         VTXSIN/NC*         DI         To SR3OUT (88)         128         RINGD         IA         Line/Audio Interface           57         VCLKIN/NC*         DI         To CLKOUT (91)         129         ~RTS         IA         DTE Serial Interface           58         VCNTRLSIN/NC*         DI         To SR2IO (104)         130         IRQ         IA         Host Parallel Interface							0^	
55         VSCLK/NC*         DI         To SR2CLK (73)         127         ~RI         OA         DTE Serial Interface           56         VTXSIN/NC*         DI         To SR3OUT (88)         128         RINGD         IA         Line/Audio Interface           57         VCLKIN/NC*         DI         To CLKOUT (91)         129         ~RTS         IA         DTE Serial Interface           58         VCNTRLSIN/NC*         DI         To SR2IO (104)         130         IRQ         IA         Host Parallel Interface				· · · · ·			UA	
56         VTXSIN/NC*         DI         To SR3OUT (88)         128         RINGD         IA         Line/Audio Interface           57         VCLKIN/NC*         DI         To CLKOUT (91)         129         ~RTS         IA         DTE Serial Interface           58         VCNTRLSIN/NC*         DI         To SR2IO (104)         130         IRQ         IA         Host Parallel Interface							0.1	
57         VCLKIN/NC*         DI         To CLKOUT (91)         129         ~RTS         IA         DTE Serial Interfac           58         VCNTRLSIN/NC*         DI         To SR2IO (104)         130         IRQ         IA         Host Parallel Interfac								
58 VCNTRLSIN/NC* DI To SR2IO (104) 130 IRQ IA Host Parallel Interfa								
59   IASLEEP   DI   IO SLEEPO (113)   131   RESERVED   NC							IA	Host Parallel Interface
60 GND GND DGND 132 GND GND DGND							0	

# Table 4. MDP Pin Signals - 144-Pin TQFP

Pin	Signal Label	I/O Type	Interface3	Pin	Signal Label	I/O Type	Interface
61	PLLGND	PLL	AGND	133	MK4	IA	PLL Circuit Select (Note 4)
62	RESERVED		NC	134	GP00	DI	To ~RDCLK (71)
63	RESERVED		NC	135	RESERVED		NC
64	RS2	IA	Host Parallel Interface	136	RESERVED		NC
65	RS3	IA	Host Parallel Interface	137	VDD	PWR	+3.3V
66	RS4	IA	Host Parallel Interface	138	VDD	PWR	+3.3V
67	~CS	IA	Host Parallel Interface	139	RESERVED		NC
68	~WRITE	IA	Host Parallel Interface	140	CLKIN	IA	Clock Circuit
69	~READ	IA	Host Parallel Interface	141	XTLI	1	Crystal Circuit
70	NC		NC	142	NC		NC
71	~RDCLK	OA	DTE Serial Interface	143	XTLO	0	Crystal Circuit
72	~WKRES	IA	MCU: READY/~WKRESOUT	144	D0	IA/OB	Host Parallel Interface

# Table 4. MDP Pin Signals - 144-Pin TQFP (Cont'd)

Notes:

1. I/O types:

IA, IB = Digital input; OA, OB = Digital output.

I(DA) = Analog input; O(DD), O(DF) = Analog output.

DI = Device interconnect.

2. NC = No internal pin connection; RESERVED = No external connection allowed (may have internal connection).

3. Interface Legend:

MDP = Modem Data Pump

DTE = Data Terminal Equipment

PIF = Parallel host interface

SIF = Serial DTE interface.

4. An internal 55 k $\Omega$  pullup resistor is connected to this pin.

\* NC on non-SP models.




Figure 4. MDP Hardware Interface Signals-100-Pin PQFP




Figure 5. MDP Pin Signals - 100-Pin PQFP

Pin	Signal Label	I/O Type	Interface <sup>3</sup>	Pin	Signal Label	I/O Type	Interface
1	RESERVED		NC	51	VRXOUT/NC*	DI	To SR3IN (21)
2	RS2	IA	Host Parallel Interface	52	VSCLK/NC*	DI	To SR2CLK (10)
3	RS3	IA	Host Parallel Interface	53	VTXSIN/NC*	DI	To SR3OUT (19)
4	RS4	IA	Host Parallel Interface	54	VCLKIN/NC*	DI	To CLKOUT (22)
5	~CS	IA	Host Parallel Interface	55	VCNTRLSIN/NC*	DI	To SR2IO (60)
6	~WRITE	IA	Host Parallel Interface	56	IASLEEP	DI	To SLEEPO (69)
7	~READ	IA	Host Parallel Interface	57	RESERVED		NC
8	~RDCLK	OA	DTE Serial Interface	58	RESERVED		NC
9	~WKRES	IA	MCU: READY/~WKRESOUT	59	SA2CLK	DI	To VSTROBE (50)
3 10	SR2CLK	DI	To VSCLK (52)	60	SR2IO	DI	To VCNTRLSIN (55)
11	~RLSD	OA	DTE Serial Interface	61	RESERVED		NC
12	TDCLK	OA	DTE Serial Interface	62	SR1IO	DI	To MCNTRLSIN (41)
12	TXD	IA	DTE Serial Interface	63	VDD	PWR	+3.3V
13	RESERVED	IA	NC	63 64	XTCLK		
		-	NC			IA	DTE Serial Interface
15	RESERVED	ONE		65	GND	GND	DGND
16	GND	GND	DGND	66	RESERVED		NC
17	~RES1		PIF: ~RESET SIF: Reset circuit	67	RXD	OA	DTE Serial Interface
8	SR4OUT	DI	To MTXSIN (43)	68	VDD	PWR	+3.3V
19	SR3OUT	DI	To VTXSIN (53)	69	SLEEPO	DI	To IASLEEP (56)
20	SR4IN	DI	To MRXOUT (45)	70	RESERVED		NC
21	SR3IN	DI	To VRXOUT (51)	71	VGG	REF	+5V or +3.3V
22	CLKOUT	DI	To MCLKIN (42) & VCLKIN (54)	72	RESERVED		NC
23	SA1CLK	DI	To MSTROBE (46)	73	RESERVED		NC
24	IA1CLK	DI	To MSCLK (44)	74	RESERVED		NC
25	AGND	GND	Analog Ground	75	YCLK	OA	NC
26	TELIN/NC*	I(DA)	Line/Audio Interface	76	XCLK	OA	NC
27	TELOUT/NC*	O(DD)	Line/Audio Interface	77	RESERVED	0,1	NC
28	AVAA	PWR	+3.3VA or +5VA	78	~RI	OA	DTE Serial Interface
29	SPK	O(DF)	Line/Audio Interface	79	RINGD	IA	Line/Audio Interface
30	TXA1	O(DD)	Line/Audio Interface	80	IRQ	IA	Host Parallel Interface
30 31	TXA1	O(DD)	Line/Audio Interface	81	GND	GND	DGND
32	VREF	REF	VC through capacitors	82	GP00	DI	To ~RDCLK (8)
33	VC	REF	DAA through FB; GND	83	RESERVED		NC
	-		through capacitors and FB				
34	MICV/NC*	I(DA)	Line/Audio Interface	84	RESERVED		NC
35	RIN	I(DA)	Line/Audio Interface	85	VDD	PWR	+3.3V
36	~RES2		PIF: ~RESET SIF: Reset circuit	86	CLKIN	I	Clock Circuit
37	MICM	I(DA)	Line/Audio Interface	87	NC		NC
88	SPKMD	OA	Line/Audio Interface	88	D0	IA/OB	Host Parallel Interface
39	AGND	GND	Analog Ground	89	D1	IA/OB	Host Parallel Interface
40	AVDD	PWR	+3.3V	90	D2	IA/OB	Host Parallel Interface
11	MCNTRLSIN	DI	To SR1IO (62)	91	D3	IA/OB	Host Parallel Interface
12	MCLKIN	DI	To CLKOUT (22)	92	D4	IA/OB	Host Parallel Interface
43	MTXSIN	DI	To SR4OUT (18)	93	D5	IA/OB	Host Parallel Interface
14	MSCLK	DI	To IA1CLK (24)	94	D6	IA/OB	Host Parallel Interface
45	MRXOUT	DI	To SR4IN (20)	95	D7	IA/OB	Host Parallel Interface
46	MSTROBE	DI	To SA1CLK (23)	96	RS0	IA	Host Parallel Interface
1 <u>0</u> 17	~RLYA	OD	NC	97	RS1	IA	Host Parallel Interface
48	AGND	GND	AGND	98	PLLVDD	PLL	To +3.3 (VDD) through 10 g and to DGND through 10 µl
49	GND	GND	DGND	99	GND	GND	DGND
49 50	VSTROBE/NC*	DI	To SA2CLK (59)	99 100	PLLGND	PLL	DGND
	VOIRUDE/NU	וט	10 SAZOLA (39)	100	FLLGND	FLL	טאפט
Notes: I. I/O t	ypes: IA, IB = Digital input; OA		•	3. Inte	rface Legend: MDP = Modem Data F		
	I(DA) = Analog input; O( DI = Device interconnec = No internal pin connection	t.	Analog output.		DTE = Data Terminal I PIF = Parallel host inter SIF = Serial DTE inter	erface	

#### Table 5. MDP Pin Signals - 100-Pin PQFP

internal connection).

RESERVED = No external connection allowed (may have

\* NC on non-SP models.

Label	I/O Type	Signal/Definition
		OVERHEAD SIGNALS
CLKIN	IA	<b>Clock In (144-Pin TQFP).</b> If external clock is selected (NOXTL = low), connect to an external 56.448 MHz or 28.224 MHz clock circuit. The clock frequency is selected by the MK4 and MK5 inputs.
XTLI	I	<b>Crystal In (144-Pin TQFP).</b> If external crystal is selected (NOXTL = high), connect to an external 56.448 MHz or 28.224 MHz crystal circuit. The clock frequency is selected by the MK4 and MK5 inputs.
XTLO	0	<b>Crystal Out (144-Pin TQFP).</b> If external crystal is selected (NOXTL = high), connect to the external crystal circuit return.
NOXTL	IA	<b>No Crystal Circuit (144-Pin TQFP).</b> Selects external crystal (NOXTL = high, i.e., leave open or connect to VDD through $10k\Omega$ ) or clock (NOXTL = low, i.e., connect to GND) circuit. Internal pull-up provided.
XTLI/CLKIN	I	<b>Crystal In/Clock In (100-Pin PQFP).</b> Connect to an external 56.448 MHz/28.224 MHz crystal circuit (crystal input option) or to an external 56.448 MHz/28.224 MHz clock circuit (clock input option).
XTLO/NC	0	<b>Crystal Out/NC (100-Pin PQFP).</b> Connect to the external crystal circuit return (crystal input option) or leave open (clock input option).
~RES1, ~RES2	IA	<b>Reset.</b> ~RESET low holds the MDP in the reset state. ~RESET going high releases the MDP from the reset state and initiates normal operation using power turn-on (default) values. ~RESET must be held low for at least 3 µs. The MDP is ready to use 400 ms after the low-to-high transition of ~RESET. ~RES1 and ~RES2 are typically connected to the MCU ~RESET input and to the host bus ~RESET (or RESET through an inverter) line (parallel host) or reset circuit (serial DTE interface) which resets both the MCU and MDP upon power turn-on. ~RES1 and ~RES2 have active internal pull-up resistors.
~WKRES	IA	<b>Wake-up Reset.</b> ~WKRES is connected internally to ~RESET but will not drive the MDP ~RESET pins. Asserting ~WKRES performs the same reset function as the MDP ~RESET and typically used by the MCU to wake up the MDP from SLEEP Mode when the MDP ~RESET lines cannot be asserted (because they are also connected to the MCU ~RESET input). For a serial DTE or parallel host MCU configuration, connect ~WKRES to the MCU ~WKRESOUT output. ~WKRES has an active internal pull-up resistor.
VDD	PWR	+3.3V Digital Circuit Power Supply. Connect to +3.3V through digital circuit power supply filter.
AVDD	PWR	+3.3V Analog Circuit Digital Power Supply. Connect to +3.3V through digital circuit power supply filter.
AVAA	PWR	<ul> <li>Analog Circuit Analog Power Supply. Connect to +3.3V or +5V (preferred) through analog circuit power supply filter.</li> <li>Note: When operating the analog circuitry at +3.3V, the transmit level is 4 dB lower and the converted receive level is 4 dB higher when compared to operating the analog circuitry at +5V. The transmit level must be adjusted accordingly using TLVL or other means.</li> </ul>
VGG	REF	<b>Input Reference Voltage.</b> Reference voltage for +5V tolerant input pins. Connect to the highest of +3.3V or +5V available on the circuit board. A connection to +5V allows +5V or +3.3V input levels. A connection to +3.3V allows +3.3V input levels only.
GND	GND	Digital Ground. Connect to digital ground.
AGND	GND	Analog Ground. Connect to analog ground.
XCLK	OA	<b>X Clock.</b> Output clock at 56.448 MHz (PLL disabled) or 63.5045 (PLL enabled), which runs during MDP Normal Mode and is turned off during Sleep Mode.
YCLK	OA	<b>Y Clock.</b> Output clock at 28.224 MHz, which runs during MDP Normal Mode and is turned off during Sleep Mode.
SYCLK	OA	System Clock. Output clock at 28.224 MHz, which runs during MDP Normal Mode and during Sleep Mode.
PLLVDD	PLL	<b>PLLVDD Connection.</b> For the 144-pin TQFP, connect to +3.3V (VDD) through 10 $\Omega$ and to AGND through 10 (+) $\mu$ F, For the 100-pin PQFP, connect to +3.3V (VDD) through 10 $\Omega$ and to DGND through 10 (+) $\mu$ F.
PLLGND	PLL	PLLGND Connection. For the 144-pin TQFP, connect to AGND. For the 100-pin PQFP, connect to DGND.
~SET3V	IA	<b>Set Integrated Analog +3.3V Reference.</b> Selects analog circuit voltage reference: High (NC) = +5V, low (AGND) = +3.3V.

# Table 6. MDP Signal Definitions

		Table 6. MDP Signal Definitions (Cont'd)
Label	I/O Type	Signal Name/Description
		OVERHEAD SIGNALS (CONTINUED)
MK4	IA	PLL Circuit Enable/Disable (144-Pin TQFP). This pin disables (MK4 = high) or enables (MK4 = low, recommended setting) the internal PLL circuit. Connect this pin to GND to enable the PLL circuit. Internal pull-up provided. MK4 must be low if using the 28.224 MHz option. See MK5. Note: The 100-pin PQFP is internally bonded to enable the internal PLL.
MK5	IA	PLL Circuit Frequency Select (144-Pin TQFP). This pin selects the input frequency (MK5 high = 28.224 MHz, MK5 low = 56.448 MHz) when the internal PLL circuit is enabled (MK4 = low). If the PLL is disabled (MK4 = high), leave MK5 high and use 56.448 MHz. Internal pull-up provided. See MK4. If 28.224 MHz input frequency is used, MK4 must be low and MK5 must be high.         Note: The 100-pin PQFP is internally bonded to select a 28.224 MHz input frequency.         MK4       MK5       PLL Enabled       Crystal/Clock         0       0       Yes       56.448 MHz         0       1       Yes       28.224 MHz (Most common)
		1 0 No Invalid Option
		1 1 No 56.448 MHz
		PARALLEL HOST INTERFACE
addition of ext 68000. The m	ternal logic, th iicroprocessor	interrupt hardware interface signals allow MDP connection to an 8086-compatible microprocessor bus. With the interface can be made compatible with a wide variety of other microprocessors such as the 6502, 8086 or interface allows a microprocessor to change MDP configuration, read or write channel and diagnostic data, and y writing control bits and reading status bits.
D0D7	IA/OB	<b>Data Lines.</b> Eight bidirectional data lines (D0–D7) provide parallel transfer of data between the host and the MDP. The most significant bit is D7. Data direction is controlled by the Read Enable and Write Enable signals.
RS0-RS4	IA	<b>Register Select Lines.</b> The five active high register select lines (RS0–RS4) address internal MDP interface memory registers and are typically connected to the five least significant lines (A0–A4) of the address bus. The MDP decodes RS0 through RS4 to address one of 32 internal interface memory registers (00–1F). The most significant address bit is RS4, while the least significant address bit is RS0. The selected register can be read from or written into via the 8-bit parallel data bus (D0–D7). The most significant data bit is D7, while the least significant data bit is D0.
~CS	IA	Chip Select. ~CS selects the MDP for microprocessor bus operation. ~CS is typically generated by decoding host address bus lines.
~READ	IA	<b>Read Enable.</b> During a read cycle (~READ asserted), data from the selected interface memory register is gated onto the data bus by means of three-state drivers in the MDP. These drivers force the data lines high for a one bit, or low for a zero bit. When not being read, the three-state drivers assume their high-impedance (off) state.
~WRITE	IA	Write Enable. During a write cycle (~WRITE asserted), data from the data bus is copied into the selected MDP interface memory register, with high and low bus levels representing one and zero bit states, respectively.
IRQ	OA	Interrupt Request. The MDP IRQ output may be connected to the host processor interrupt request input in order to interrupt host program execution for immediate MDP service. The IRQ output can be enabled in the MDP interface memory to indicate immediate change of conditions. The use of IRQ is optional depending upon MDP application. The IRQ output is driven by a TTL-compatible CMOS driver.
		VOICE SERIAL INTERFACE (144-PIN R6785; SP MODEL)
duplex speake applications b	erphone form by the host.	wide a voice serial interface which is used to transfer 16-bit linear or 8-bit A-Law/μ-Law PCM voice samples in full- with acoustic echo cancellation to and from the host. These signals can be used in concurrent voice and data amples are not supported on these pins and these pins should be left open.
SR8OUT	OA	Serial Data Out. Analog voice on the MICV input pin is converted to 16-bit linear or 8-bit A-Law/µ-Law PCM digital voice samples and output on this pin in serial form to the host.
SR8IN	IN	Serial Data In. Digital voice in 16-bit linear or 8-bit A-Law/µ-Law PCM form is received from the host on this serial data input pin, converted to analog form and routed to the SPKR output pin.
SR4CLK	IA	Serial Shift Clock. Serial bit clock used to shift data bits into the MDP on the SR8IN pin and out of the MDP on the SR8OUT pin. Connect to MDP CLKOUT (PB0) pin.
SA4CLK	IA	<b>Sample Shift Clock.</b> Serial frame clock used to synchronize words shifted in on the SR8IN pin and shifted out on the SR8OUT pin. SA4CLK clock edges must align with the rising edge of SR4CLK.

Label	I/O Type	Signal Name/Description
		DTE SERIAL INTERFACE
short wire len	gths and circu	tatus signals provide a V.24-compatible serial interface. These signals are TTL compatible in order to drive the its normally found within a printed circuit board, stand-alone modem enclosures, or equipment cabinets. For signals can be easily converted to EIA/RS-232-D voltage levels.
TXD	IA	<b>Transmitted Data.</b> The MDP obtains serial data to be transmitted from the local DTE on the Transmitted Data (TXD) input.
RXD	OA	Received Data. The MDP presents received serial data to the local DTE on the Received Data (RXD) output.
~RTS	IA	<b>Request to Send.</b> Activating ~RTS causes the MDP to transmit data on TXD when ~CTS becomes active. The ~RTS pin is logically ORed with the RTS bit.
~CTS	OA	<b>Clear To Send.</b> ~CTS active indicates to the local DTE that the MDP will transmit any data present on TXD. CTS response times from an active condition of RTS are shown in Table 3.
~RLSD	OA	<b>Received Line Signal Detector.</b> ~RLSD active indicates to the local DTE that energy above the receive level threshold is present on the receiver input, and that the energy is not a training sequence.
		One of four ~RLSD receive level threshold options can be selected (RTH bits). A minimum hysteresis action of 2 dB exists between the actual off-to-on and on-to-off transition levels. The threshold level and hysteresis action are measured with a modulated signal applied to the Receiver Analog (RXA) input. Note that performance may be degraded when the received signal level is less than -43 dBm. The ~RLSD on and off thresholds are host programmable in DSP RAM.
~DTR	IA	<b>Data Terminal Ready.</b> In V.8, V.90, K56flex, V.34, V.32 bis, V.32, V.22 bis, V.22, or Bell 212A configuration, activating ~DTR initiates the handshake sequence. The DATA bit must be set to complete the handshake. In V.21, V.23, or Bell 103 configuration, activating ~DTR causes the MDP to enter the data state provided that the DATA bit is a 1. If in answer mode, the MDP immediately sends answer tone. In these modes, if controlled carrier is enabled, carrier is controlled by RTS.
		During the data mode, deactivating ~DTR causes the transmitter and receiver to turn off and return to the idle state.
		The ~DTR input and the DTR control bit are logically ORed.
~DSR	OA	<b>Data Set Ready.</b> ~DSR ON indicates that the MDP is in the data transfer state. ~DSR OFF indicates that the DTE is to disregard all signals appearing on the interchange circuits except Ring Indicator (~RI). ~DSR is OFF when the MDP is in a test mode (i.e., local analog or remote digital loopback).
		The DSR status bit reflects the state of the ~DSR output.
~RI	OA	<b>Ring Indicator.</b> ~RI output follows the ringing signal present on the line with a low level (0 V) during the ON time, and a high level during the OFF time coincident with the ringing signal. The RI status bit reflects the state of the ~RI output.
TDCLK	OA	<b>Transmit Data Clock.</b> The MDP outputs a synchronous Transmit Data Clock (TDCLK) for USRT timing. The TDCLK frequency is the data rate (±0.01%) with a duty cycle of 50±1%. The TDCLK source can be internal, external (input on XTCLK), or slave (to ~RDCLK) as selected by TXCLK bits in interface memory.
XTCLK	IA	<b>External Transmit Clock.</b> In synchronous communication, an external transmit data clock can be connected to the MDP XTCLK input. The clock supplied at XTCLK must exhibit the same characteristics as TDCLK. The XTCLK input is then reflected at the TDCLK output.
~RDCLK	OA	<b>Receive Data Clock.</b> The MDP outputs a synchronous Receive Data Clock (~RDCLK) for USRT timing. The ~RDCLK frequency is the data rate (±0.01%) with a duty cycle of 50±1%. The ~RDCLK low-to-high transitions coincide with the center of the received data bits.

# Table 6. MDP Signal Definitions (Cont'd)

Label	I/O Type	Signal Name/Description
		PHONE LINE/TELEPHONE/AUDIO INTERFACE SIGNALS AND REFERENCE VOLTAGE
TXA1, TXA2	O(DF)	<b>Transmit Analog 1 and 2 Output.</b> The TXA1 and TXA2 outputs are differential outputs 180 degrees out of phase with each other. Each output can drive a 300 $\Omega$ load. Typically, TXA1 and TXA2 are connected to the telephone line interface or an optional external hybrid circuit.
RIN	I(DA)	<b>Receive Analog Input.</b> RIN is a single-ended input with 70K $\Omega$ input impedance. Typically, RIN is connected to telephone line interface or an optional external hybrid circuit. <b>NOTE:</b> If not used, do not tie directly to ground; this input has a bias voltage of +1.35V (VAA = +3.3V) or +2.5V (VAA = +5V).
RINGD	IA	<b>Ring Detect.</b> The RINGD input is monitored for pulses in the range of 15 Hz to 68 Hz. The frequency detection range may be changed by the host in DSP RAM. The circuit driving RINGD should be a 4N35 optoisolator or equivalent. The circuit driving RINGD should not respond to momentary bursts of ringing less than 125 ms in duration, or less than 40 VRMS (15 Hz to 68 Hz) across TIP and RING. Detected ring signals are reflected on the ~RI output signal as well as the RI bit.
~RLYA (~OHRC, ~CALLID)	OD	<b>Relay A Control.</b> The ~RLYA open drain output can directly drive a reed relay coil with a minimum resistance of 360 ohms (9.2 mA max. @ +3.3V). A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). ~RLYA is controlled by host setting/resetting of the RA bit. In a typical application, ~RLYA is connected to the normally open Off-Hook relay (~OHRC). In this case, ~RLYA
		active closes the relay to connect the MDP to the telephone line. Alternatively, in a typical application, ~RLYA is connected to the normally open Caller ID relay (~CALLID). When the MDP detects a Calling Number Delivery (CND) message, the ~RLYA output is asserted to close the Caller ID relay in order to AC couple the CND information to the MDP RIN input (without closing the off-hook relay and allowing loop current flow which would indicate an off-hook condition).
~RLYB (~TALK)	OD	<b>Relay B Control.</b> The ~RLYB open drain output can directly drive a reed relay coil with a minimum resistance of 360 ohms (9.2 mA max. @ 3.3V). A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). ~RLYB is controlled by host setting/resetting of the RB bit.
		In a typical application, ~RLYB is connected to the normally closed Talk/Data relay (~TALK). In this case, ~RLYB active opens the relay to disconnect the handset from the telephone line.
MICM	I(DA)	<b>Modem Microphone Input.</b> MICM is a single-ended microphone input. The input impedance is > 70k $\Omega$ . <b>NOTE:</b> If not used, do not tie directly to ground; this input has a bias voltage of +1.35V (VAA = +3.3V) or +2.5V (VAA = +5V).
SPK	O(DF)	<b>Speaker Analog Output.</b> The SPK analog output can originate from one of five different sources: RIN, TELIN, MICM or MICV or from the MDP's internal voice playback mode. The SPK on/off and three levels of attenuation are controlled by bits in DSP RAM. When the speaker is turned off, the SPK output is clamped to the voltage at the VC pin. The SPK output can drive an impedance as low as 300 ohms. In a typical application, the SPK output is an input to an external LM386 audio power amplifier.
SPKMD	OA	<b>Modem Speaker Digital Output.</b> The SPKMD digital output reflects the received analog input signal digitized to TTL high or low level by an internal comparator to create a PC Card (PCMCIA)-compatible signal.
VREF	REF	High Voltage Reference. Connect to VC through 10 $\mu$ F (polarized, + terminal to VREF) and 0.1 $\mu$ F (ceramic) in parallel.
VC	REF	<b>Low Voltage Reference.</b> For the 144-pin TQFP, connect to AGND through 10 $\mu$ F (polarized, + terminal to VC) and 0.1 $\mu$ F (ceramic) in parallel. For the 100-pin PQFP, connect to a ferrite bead and connect the other end of the ferrite bead to DGND through 10 $\mu$ F (polarized, + terminal to VC) and 0.1 $\mu$ F (ceramic) in parallel.
MICV/NC*	I(DA)	Voice Microphone Input. MICV is a single-ended microphone input. Typically, MICV is connected to a microphone output for recording voice e.g., in a speakerphone application. NOTE: If not used, do not tie directly to ground; this input has a bias voltage of +1.35V (VAA = +3.3V) or +2.5V (VAA = +5V).
TELIN/NC*	I(DA)	<b>Telephone Analog Input.</b> TELIN is a single-ended input with 70K $\Omega$ input impedance. Typically, TELIN is connected to a telephone handset microphone circuit. <b>NOTE: If not used, do not tie directly to ground; this input has a bias voltage of +1.35V (VAA = +3.3V) or +2.5V (VAA = +5V).</b>
TELOUT/NC*	O(DF)	<b>Telephone Analog Output.</b> TELOUT is a single-ended output that can drive a 300 $\Omega$ load. Typically, TELOUT is connected to a telephone handset speaker circuit.
MICBIAS	REF	Microphone Bias. Microphone bias reference voltage.

# Table 6. MDP Signal Definitions (Cont'd)

Label	I/O Type Signal Name/Description				
MISCELLANEOUS					
TIRO2	IA	NC			
RESERVED		Reserved Function. May be connected to internal circuit. Leave open.			
		MDP INTERCONNECT			
GP00	DI	To ~RDCLK.			
SLEEPO	DI	To IASLEEP.			
IASLEEP	DI	To SLEEPO.			
MSCLK	DI	To IA1CLK.			
CLKOUT	DI	To MCLKIN & VCLKIN.			
SR1IO	DI	To MCNTRLSIN.			
SR3IN	DI	To VRXOUT.			
IA1CLK	DI	To MSCLK.			
SA1CLK	DI	To MSTROBE.			
SR4OUT	DI	To MTXSIN.			
MCLKIN	DI	To CLKOUT.			
VCLKIN/NC*	DI	To CLKOUT.			
MSTROBE	DI	To SA1CLK.			
VSTROBE/NC*	DI	To SA2CLK.			
MCNTRLSIN	DI	To SR1IO.			
VSCLK/NC*	DI	To SR2CLK.			
VCNTRLSIN/NC*	DI	To SR2IO.			
MRXOUT	DI	To SR4IN.			
VTXSIN/NC*	DI	To SR3OUT.			
VRXOUT/NC*	DI	To SR3IN.			
MTXSIN	DI	To SR4OUT.			
SR2IO	DI	To VCNTRLSIN.			
SR4IN	DI	To MRXOUT.			
SR2CLK	DI	To VSCLK.			
SA2CLK	DI	To VSTROBE.			
SR3OUT	DI	To VTXSIN.			

# Table 6. MDP Signal Definitions (Cont'd)

\* NC on non-SP models. External interconnects as described can made for the NC pins on non-SP models in case SP models are ever substituted in the application design and SP support is required.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions <sup>1</sup>
Input High Voltage	∨ <sub>IH</sub>				Vdc	
Type IA		2.0	-	V <sub>CC</sub>		
Input High Current	Iн	-	-	40	μA	
Input Low Voltage	V <sub>IL</sub>	0.3		0.8	VDC	
Input Low Current	۱	-	-	40	μA	
Input Leakage Current	I <sub>IN</sub>	_	_	±100	μADC	$V_{IN} = 0 \text{ to } +3.3 \text{V}, V_{CC} = 3.6 \text{V}$
Output High Voltage	V <sub>ОН</sub>		-	-	VDC	
Туре ОА		2.4	-	Vcc		$I_{LOAD} = -100 \mu A$
Type OD						I <sub>LOAD</sub> = 0 mA
Output Low Voltage	V <sub>OL</sub>				VDC	
Туре ОА		-	-	0.4		I <sub>LOAD</sub> = 1.6 mA
Type OD		-	-	0.75		I <sub>LOAD</sub> = 15 mA
Three-State (Off) Current	I <sub>TSI</sub>			±10	μADC	$V_{IN} = 0.4 \text{ to } V_{CC}^{-1}$

Table 7. Digital Electrical Characteristics

# Table 8. Analog Electrical Characteristics

Signal Name	Туре	Characteristic	Value
RIN, TELIN,	I (DA)	Input Impedance	> 70K Ω
MICM, MICV		AC Input Voltage Range	1.1 VP-P
		Reference Voltage	+1.35 VDC (VAA = +3.3V) or +2.5 VDC (VAA = +5V)
TXA1, TXA2,	O (DD)	Minimum Load	300 Ω
TELOUT		Maximum Capacitive Load	0 μF
		Output Impedance	10 Ω
		AC Output Voltage Range	1.4 VP-P (VAA = +3.3V) or 2.2 VP-P (VAA = +5V)
			(with reference to ground and a 600 $\Omega$ load)
		Reference Voltage	+1.35 VDC (VAA = +3.3V) or +2.5 VDC (VAA = +5V)
		DC Offset Voltage	± 200 mV
SPK	O (DF)	Minimum Load	300 Ω
		Maximum Capacitive Load	0.01 μF
		Output Impedance	10 Ω
		AC Output Voltage Range	1.4 VP-P (VAA = +3.3V) or 2.2 VP-P (VAA = +5V)
		Reference Voltage	+1.35 VDC (VAA = +3.3V) or +2.5 VDC (VAA = +5V)
		DC Offset Voltage	± 20 mV

Mode	Typical Current (mA)	Maximum Current (mA)	Typical Power (mW)	Maximum Power (mW)	Notes
Normal Mode	75	84	250	300	f = 28.224 MHz
Sleep Mode	10	_	33	_	f = 28.224 MHz
Stop Mode	<0.3	_	<1	_	f = 0 MHz
<ol> <li>Notes:</li> <li>Operating voltage: VDD =</li> <li>Test conditions: VDD = +3</li> <li>Input Ripple ≤ 0.1 Vpeak-</li> <li>f = Internal frequency.</li> <li>Stop Mode is the same as</li> </ol>	3.3V for typical value beak.		r maximum values.		

Table 9.	Current and	Power	Requirements
	our on curu		Requiremente

Table 10. Absolute	Maximum	Ratings
--------------------	---------	---------

Parameter	Symbol	Limits	Units
Supply Voltage	V <sub>DD</sub>	-0.5 to +4.0	V
Input Voltage	v <sub>IN</sub>		V
Except XTLI		-0.5 to (VGG +0.5)*	
XTLI		-0.5 to 3.9V	
Operating Temperature Range	т <sub>А</sub>	-0 to +70	°C
Storage Temperature Range	<sup>т</sup> sтg	-55 to +125	°C
Analog Inputs	v <sub>IN</sub>	-0.3 to (VAA + 0.5)	V
Voltage Applied to Outputs in High Impedance (Off) State	∨ <sub>HZ</sub>	-0.5 to (VGG +0.5)*	V
DC Input Clamp Current	Iк	±20	mA
DC Output Clamp Current	I <sub>ОК</sub>	±20	mA
Static Discharge Voltage (25°C)	V <sub>ESD</sub>	±2500	V
Latch-up Current (25°C)	ITRIG	±400	mA
* VGG = +5.0V ± 5% or +3.3V ± 0.3V.			

NOTES

Worldwide Headquarters 4311 Jamboree Road, P.O. Box C Newport Beach, CA 92658-8902 Phone: (949) 483-4600 Fax: (949) 483-6375

For more information: Call 1-800-854-8099 International information: Call 1-949-483-6996

URL Address: http://www.conexant.com E-Mail Address: literature@conexant.com

**REGIONAL SALES OFFICES** US Northwest/Pacific Northwest 3600 Pruneridge Avenue Suite 100 Santa Clara, CA 95051 Phone: (408) 249-9696 Fax: (408) 249-7113 Fax:

US Los Angeles 1000 Business Center Circle Suite 215 Thousand Oaks, CA 91320 Phone: (805) 376-0559 Fax: (805) 376-8180

US Southwest 4350 Von Karman Ave. Suite 400 Newport Beach, CA 92660 Phone: (949) 483-9119 Fax: (949) 483-9090

US North Central Two Pierce Place Chancellory Park Suite 810 Itasca, IL 60143 Phone: (630) 773-3454 Fax: (630) 773-3907

US South Central 17304 Preston Road Suite 970 Dallas, TX 75252 Phone: (972) 733-0723 Fax: (972) 407-0639

US Northeast 239 Littleton Road Suite 4A Westford MA 01886 Phone: (508) 692-7660 Fax: (508) 692-8185

US Southeast US Southeast 3500 Parkway Lane, Suite 415 Norcross, GA 30092 Phone: (770) 246-8283 Fax: (770) 246-0018

US Florida/South America One Prestige Place 2600 McCormick Drive Suite 350

Clearwater, FL 33759 Phone: (813) 799-8406 Fax: (813) 799-8306

US Mid-Atlantic Princeton Pike Corporate Center 993 Lenox Drive, Suite 200 Lawrenceville, NJ 08648 Phone: (609) 219-7462 Fax: (609) 895-2666

**European Headquarters** Les Taissounieres B1 1680 Route des Dolines BP 283 06905 Sophia Antipolis Cedex France (33) 4 93 00 33 35 (33) 4 93 00 33 03 Phone: Fax: Europe Central Paul-Gerhardt-Allee 50 a 81245 München Germany Phone: (49-89) 829-1320 Fax: (49-89) 834-2734 Europe Mediterranean

Via G. Di Vittorio, 1 20017 Mazzo Di Rho (MI) Italy (39 2) 93179911 (39 2) 93179913 Phone: Fax

Europe North Berkshire Court Western Road Bracknell Berkshire RG12 1RE

England England Phone: 44 (0) 1344 486444 Fax: 44 (0) 1344 486555

Europe North (Satellite) 11 Galgaley Haplada Street P.O. Box 12660 Herzlia 46733 Isræl Phone: (972) 9 9524000 Fax: (972) 9 9573732

Europe South Tour GAN Cedex 13 92082 Paris La Défense 2 France (33) 1 49 06 39 80 (33) 1 49 06 39 90 Phone: Fax:

APAC Headquarters 1 Kim Seng Promenade #09-01 East Tower Great World City Singapore 237994 Phone: (65) 737-7355 Fax: (65) 737-9077

Australia Suite 603, 51 Rawson Street Epping, NSW 2121 Australia Phone: (61-2) 9869 4088 Fax: (61-2) 9869 4077

China

Shanghai Representative Office LT Square Building, Suite 3002 500 Chengdu North Road Shanghai 200003 P.R.C. Phone: 86-21-6361-2515 Fax: 86-21-6361-2516

Hong Kong 13th Floor, Suites 8-10, Harbour Centre 25 Harbour Road Wanchai Hong Kong Phone: (852) 2 827-0181 Fax: (852) 2 827-6488 Fax:



CONEXANT What's next in communications technologies

Regional Office - South Asia Capital Trust House 47 Community Centre Friends Colony New Delhi - 110 065 India Phone: (91-11) 692-4780 Fax: (91-11) 692-4712

India

Korea Room No. 1508 Korea Textile Centre Building 944-31, Daechi-3dong Kangnam P.O. Box 2037 Kangnam-ku Seou

Korea Phone: (82-2) 565-2880 Fax: (82-2) 565-1440 Taiwan Headquarters

Room 2808 International Trade Bldg. 333, Keelung Road, Section I Taipei, Taiwan 10548 ROC Phone: (886-2) 2720-0282 Fax: (886-2) 2757-6760

Japan Headquarters

SOUD981214

Shimomoto Bldg. 1-46-3 Hatsudai, Shibuya-ku Tokyo, 151 Japan Phone: (81-3) 5371 1520 Fax: (81-3) 5371 1501

