**Preliminary** 

ATA PC CARDS

# 8/16-bit Data Bus Flash ATA PC Card

**Connector Type** 

### Two-piece 68-pin

MF0064M-07ATxx MF0128M-07ATxx MF0256M-07ATxx MF0512M-07ATxx MF0640M-07AFxx

#### **DESCRIPTION**

Mitsubishi's Flash ATA cards provide large memory capacities on a device approximately the size of a credit card (85.6mm(L)  $\times$  54mm(W)  $\times$  3.3mm(T) or 5mm(T)). The cards use an 8/16 bit data bus.

Available in 64MB, 128MB, 256MB, 512MB and 640MB capacities, Mitsubishi's Flash ATA cards conform to the JEIDA/PCMCIA standard.

In default mode, the ATA card operates in PC Card compliant sockets. It conforms to PCMCIA 2.1,JEIDA 4.2 and PC Card Standard.

When the OE# signal is asserted low level by the Host system in power on cycle, the Mitsubishi's Flash ATA cards can be selected in a IDE ATA interface. It uses the ATA command set so no software drivers are required.

#### **FEATURES**

- 68pin PC Card Standard Type-I (up to 512MB) and Type-II(640MB) PC Card
- Single 5V or 3.3V Supply
- Card density of up to 640MB maximum
- Four PC Card ATA and IDE ATA modes
- Nonvolatile, No Batteries Required
- High reliability based on internal ECC function
- Fast read/write performance(Target)

Read: 3.5MB/s(max.)

Write: 2.0MB/s(max.)

300,000 program/erase cycles(Target)

#### **APPLICATIONS**

- Computers
- Digital Camera
- Data Communication
- Office Automation
- Industrial
- Consumer

#### **PRODUCT LIST**

	Memory capacity (Bytes)	Data Bus width(bits)	Memory	Cylinder	Head	Sector	Out line
MF0064M-07ATxx	64,094,208		256Mbit Flash x 2	978	4	32	
MF0128M-07ATxx	128,057,344		256Mbit Flash x 4	977	8	32	Type I
MF0256M-07ATxx	257,163,264	8/16	256Mbit Flash x 8	981	16	32	
MF0512M-07ATxx	515,579,904		256Mbit Flash x 16	999	16	63	
MF0640M-07AFxx	640,475,136		256Mbit Flash x 20	1241	16	63	TypeII



1

#### **PIN ASSIGNMENT**


Pin         PC Card   Memory Work         PC Card   Mode         IDE ATA Interface           Signal         I/O         Signal         I/O         Signal         I/O           1         GND         -         GND         -         GND         -           2         D3         I/O         D3         I/O         D3         I/O           3         D4         I/O         D4         I/O         D4         I/O           4         D5         I/O         D5         I/O         D5         I/O           5         D6         I/O         D6         I/O         D6         I/O           6         D7         I/O         D7         I/O         D7         I/O           7         CE1#         1         CE1#         1         CS0#         1           8         A1O         1         A1O         1         N.U         -           9         OE#         1         OE#         1         ATA SEL#         1           10         N.C         -         N.C         -         N.C         -           11         A9         1         A9         1         N.U <td< th=""><th><del></del></th><th colspan="9">DO Card DO Card I/O IDE ATA</th></td<>	<del></del>	DO Card DO Card I/O IDE ATA								
Signal         I/O         Signal         I/O         Signal         I/O           1         GND         -         GND         -         GND         -           2         D3         I/O         D3         I/O         D3         I/O           3         D4         I/O         D4         I/O         D4         I/O           4         D5         I/O         D5         I/O         D5         I/O           5         D6         I/O         D6         I/O         D6         I/O           6         D7         I/O         D7         I/O         D7         I/O           6         D7         I/O         D7         I/O         D7         I/O           7         CE1#         I         CE1#         I         CSO#         I           8         A1O         I         A1O         I         N.U         -           9         OE#         I         OE#         I         ATA SEL#         I           10         N.C         -         N.C         -         N.C         -           11         A9         I         A9         I         N.U <td>Pin</td> <td></td> <td></td> <td></td> <td>I/O</td> <td></td> <td></td>	Pin				I/O					
1         GND         -         GND         -         GND         -           2         D3         I/O         D3         I/O         D3         I/O           3         D4         I/O         D4         I/O         D4         I/O           4         D5         I/O         D5         I/O         D5         I/O           5         D6         I/O         D6         I/O         D6         I/O           6         D7         I/O         D7         I/O         D7         I/O           7         CE1#         I         CE1#         I         CS0#         I           8         A1O         I         A1O         I         N.U         -           9         OE#         I         OE#         I         ATA SEL#         I           10         N.C         -         N.C         -         N.C         -           11         A9         I         A9         I         N.U         -           12         A8         I         A8         I         N.U         -           13         N.C         -         N.C         -         N.C </td <td></td> <td></td> <td></td> <td></td> <td>I/O</td> <td></td> <td></td>					I/O					
2         D3         I/O         D3         I/O         D3         I/O           3         D4         I/O         D4         I/O         D4         I/O           4         D5         I/O         D5         I/O         D5         I/O           5         D6         I/O         D6         I/O         D6         I/O           6         D7         I/O         D7         I/O         D7         I/O           7         CE1#         I         CE1#         I         N.U         -           10         N.C         -         N.C         -	1		_	_	-		_			
3         D4         I/O         D4         I/O         D4         I/O         D4         I/O         D5         I/O         D6         I/O         D7         D7	2						I/O			
4         D5         I/O         D5         I/O         D5         I/O           5         D6         I/O         D6         I/O         D6         I/O           6         D7         I/O         D7         I/O         D7         I/O           7         CE1#         I         CE1#         I         CS0#         I           8         A10         I         A10         I         N.U         -           9         OE#         I         OE#         I         ATA SEL#         I           10         N.C         -         N.C         -         N.C         -           11         A9         I         A9         I         N.U         -           12         A8         I         A8         I         N.U         -           13         N.C         -         N.C         -         N.C         -           14         N.C         -         N.C         -         N.C         -           15         WE#         I         WE#         I         WE#         I           16         READY         O         IREQ#         O         INTR										
6         D7         I/O         D7         I/O         D7         I/O           7         CE1#         I         CE1#         I         CS0#         I           8         A10         I         A10         I         N.U         -           9         OE#         I         OE#         I         ATA SEL#         I           10         N.C         -         N.C         -         N.C         -           11         A9         I         A9         I         N.U         -           12         A8         I         A8         I         N.U         -           12         A8         I         A8         I         N.U         -           13         N.C         -         N.C         -         N.C         -           14         N.C         -         N.C         -         N.C         -           15         WE#         I         WE#         I         WE#         I           16         READY         O         IREQ#         O         INTRQ         O           17         Vcc         -         Vcc         -         Vcc		D5		D5		D5				
7         CE1#         I         CE1#         I         CS0#         I           8         A10         I         A10         I         N.U         -           9         OE#         I         OE#         I         ATA SEL#         I           10         N.C         -         N.C         -         N.C         -           11         A9         I         A9         I         N.U         -           11         A9         I         A8         I         N.U         -           12         A8         I         A8         I         N.U         -           13         N.C         -         N.C         -         N.C         -           14         N.C         -         N.C         -         N.C         -           14         N.C         -         N.C         -         N.C         -           15         WE#         I         WE#         I         WE#         I           16         READY         O         IREQ#         O         INTRQ         O           17         Vcc         -         Vcc         -         Vcc	5	D6	I/O	D6	I/O	D6	I/O			
8         A10         I         A10         I         N.U         -           9         OE#         I         OE#         I         ATA SEL#         I           10         N.C         -         N.C         -         N.C         -           11         A9         I         A9         I         N.U         -           12         A8         I         A8         I         N.U         -           13         N.C         -         N.C         -         N.C         -           14         N.C         -         N.C         -         N.C         -           14         N.C         -         N.C         -         N.C         -           15         WE#         I         WE#         I         WE#         I           16         READY         O         IREQ#         O         INTRQ         O           17         Vcc         -         Vcc         -         Vcc         -           18         N.C         -         N.C         -         N.C         -           19         N.C         -         N.C         -         N.C	6	D7	I/O	D7	I/O	D7	I/O			
9         OE#         I         OE#         I         ATA SEL#         I           10         N.C         -         N.C         -         N.C         -           11         A9         I         A9         I         N.U         -           12         A8         I         A8         I         N.U         -           13         N.C         -         N.C         -         N.C         -           14         N.C         -         N.C         -         N.C         -           14         N.C         -         N.C         -         N.C         -           15         WE#         I         WE#         I         WE#         I           16         READY         O         IREQ#         O         INTRQ         O           17         Vcc         -         Vcc         -         Vcc         -           18         N.C         -         N.C         -         N.C         -           19         N.C         -         N.C         -         N.C         -           19         N.C         -         N.C         -         N.C	7	CE1#	I	CE1#	I	CS0#	ı			
10         N.C         -         N.C         -         N.C         -           11         A9         I         A9         I         N.U         -           12         A8         I         A8         I         N.U         -           13         N.C         -         N.C         -         N.C         -           14         N.C         -         N.C         -         N.C         -           15         WE#         I         WE#         I         WE#         I           16         READY         O         IREQ#         O         INTRQ         O           17         Vcc         -         Vcc         -         Vcc         -           18         N.C         -         Vcc         -         Vcc         -           18         N.C         -         N.C         -         N.C         -           19         N.C         -         N.C         -         N.C         -           20         N.C         -         N.C         -         N.C         -           21         N.C         -         N.C         -         N.C	8	A10	ı	A10	I	N.U	-			
11         A9         I         A9         I         N.U         -           12         A8         I         A8         I         N.U         -           13         N.C         -         N.C         -         N.C         -           14         N.C         -         N.C         -         N.C         -           15         WE#         I         WE#         I         WE#         I           16         READY         O         IREQ#         O         INTRQ         O           17         Vcc         -         Vcc         -         Vcc         -           18         N.C         -         N.C         -         N.C         -           18         N.C         -         N.C         -         N.C         -           19         N.C         -         N.C         -         N.C         -           19         N.C         -         N.C         -         N.C         -           20         N.C         -         N.C         -         N.C         -           21         N.C         -         N.C         -         N.C	9	OE#	ı	OE#	I	ATA SEL#	ı			
12         A8         I         A8         I         N.U         -           13         N.C         -         N.C         -         N.C         -           14         N.C         -         N.C         -         N.C         -           15         WE#         I         WE#         I         WE#         I           16         READY         O         IREQ#         O         INTRQ         O           17         Vcc         -         Vcc         -         Vcc         -           18         N.C         -         N.C         -         N.C         -           18         N.C         -         N.C         -         N.C         -           19         N.C         -         N.C         -         N.C         -           19         N.C         -         N.C         -         N.C         -           20         N.C         -         N.C         -         N.C         -           21         N.C         -         N.C         -         N.C         -           21         N.C         -         N.C         -         N.C	10	N.C	-	N.C	-	N.C	-			
13         N.C         -         N.C         -         N.C         -           14         N.C         -         N.C         -         N.C         -           15         WE#         I         WE#         I         WE#         I           16         READY         O         IREQ#         O         INTRQ         O           17         Vcc         -         Vcc         -         Vcc         -           18         N.C         -         N.C         -         N.C         -           18         N.C         -         N.C         -         N.C         -           19         N.C         -         N.C         -         N.C         -           20         N.C         -         N.C         -         N.C         -           21         N.C         -         N.C         -         N.C	11	A9	I	A9	Ι	N.U	-			
14         N.C         -         N.C         -         N.C         -           15         WE#         I         WE#         I         WE#         I           16         READY         O         IREQ#         O         INTRQ         O           17         Vcc         -         Vcc         -         Vcc         -           18         N.C         -         N.C         -         N.C         -           19         N.C         -         N.C         -         N.C         -           20         N.C         -         N.C         -         N.C         -           21         N.C         -         N.C         -         N.C	12	A8	I	A8	I	N.U	-			
15         WE#         I         WE#         I         WE#         I           16         READY         O         IREQ#         O         INTRQ         O           17         Vcc         -         Vcc         -         Vcc         -           18         N.C         -         N.C         -         N.C         -           19         N.C         -         N.C         -         N.C         -           20         N.C         -         N.C         -         N.C         -           20         N.C         -         N.C         -         N.C         -           21         N.C         -         N.C         -         N.C         -           22         A7         I         A7         I         N.U         -           23         A6         I         A6         I         N.U	13	N.C	-	N.C	-	N.C	-			
16         READY         O         IREQ#         O         INTRQ         O           17         Vcc         -         Vcc         -         Vcc         -           18         N.C         -         N.C         -         N.C         -           19         N.C         -         N.C         -         N.C         -           20         N.C         -         N.C         -         N.C         -           20         N.C         -         N.C         -         N.C         -           21         N.C         -         N.C         -         N.C         -           22         A7         I         A7         I         N.U         -           23         A6         I         A6         I         N.U         -           24         A5         I         A5         I         N.U	14	N.C	-	N.C	-	N.C	-			
17         Vcc         -         Vcc         -         Vcc         -           18         N.C         -         N.C         -         N.C         -           19         N.C         -         N.C         -         N.C         -           20         N.C         -         N.C         -         N.C         -           21         N.C         -         N.C         -         N.C         -           22         A7         I         A7         I         N.U         -           23         A6         I         A6         I         N.U         -           24         A5         I         A4         I         N.U         -           25         A4         I         A4         I         N.U         -<	15	WE#	ı	WE#	I	WE#	ı			
18         N.C         -         N.C         -         N.C         -           19         N.C         -         N.C         -         N.C         -           20         N.C         -         N.C         -         N.C         -           21         N.C         -         N.C         -         N.C         -           21         N.C         -         N.C         -         N.C         -           22         A7         I         A7         I         N.U         -           23         A6         I         A6         I         N.U         -           23         A6         I         A6         I         N.U         -           24         A5         I         A5         I         N.U         -           25         A4         I         A4         I         N.U         -           26         A3         I         A3         I         N.U         -           27         A2         I         A2         I         A2         I           28         A1         I         A1         I         A0         I     <	16	READY	0	IREQ#	0	INTRQ	0			
19         N.C         -         N.C         -         N.C         -           20         N.C         -         N.C         -         N.C         -           21         N.C         -         N.C         -         N.C         -           21         N.C         -         N.C         -         N.C         -           22         A7         I         A7         I         N.U         -           23         A6         I         A6         I         N.U         -           24         A5         I         A5         I         N.U         -           24         A5         I         A4         I         N.U         -           25         A4         I         A4         I         N.U         -           26         A3         I         A3         I         N.U         -           27         A2         I         A2         I         A2         I           28         A1         I         A1         I         A0         I           30         D0         I/O         D0         I/O         D0         I/O	17	Vcc	-	Vcc	-	Vcc	-			
20         N.C         -         N.C         -         N.C         -           21         N.C         -         N.C         -         N.C         -           22         A7         I         A7         I         N.U         -           23         A6         I         A6         I         N.U         -           24         A5         I         A5         I         N.U         -           25         A4         I         A4         I         N.U         -           26         A3         I         A3         I         N.U         -           27         A2         I         A2         I         A2         I           28         A1         I         A1         I         A1         I           29         A0         I         A0         I         A0         I           30         D0         I/O         D0         I/O         D0         I/O           31         D1         I/O         D1         I/O         D2         I/O           33         WP         O         IOIS16#         O         IOCS16#	18	N.C	-	N.C	-	N.C	-			
21         N.C         -         N.C         -         N.C         -           22         A7         I         A7         I         N.U         -           23         A6         I         A6         I         N.U         -           24         A5         I         A5         I         N.U         -           25         A4         I         A4         I         N.U         -           26         A3         I         A3         I         N.U         -           27         A2         I         A2         I         A2         I           28         A1         I         A1         I         A1         I           29         A0         I         A0         I         A0         I           30         D0         I/O         D0         I/O         D0         I/O           31         D1         I/O         D1         I/O         D2         I/O           33         WP         O         IOIS16#         O         IOCS16#         O	19	N.C	-		-		-			
22         A7         I         A7         I         N.U         -           23         A6         I         A6         I         N.U         -           24         A5         I         A5         I         N.U         -           25         A4         I         A4         I         N.U         -           26         A3         I         A3         I         N.U         -           27         A2         I         A2         I         A2         I           28         A1         I         A1         I         A1         I           29         A0         I         A0         I         A0         I           30         D0         I/O         D0         I/O         D0         I/O           31         D1         I/O         D1         I/O         D1         I/O           32         D2         I/O         D2         I/O         D2         I/O           33         WP         O         IOIS16#         O         IOCS16#         O	20	N.C	-	N.C	-		-			
23         A6         I         A6         I         N.U         -           24         A5         I         A5         I         N.U         -           25         A4         I         A4         I         N.U         -           26         A3         I         A3         I         N.U         -           27         A2         I         A2         I         A2         I           28         A1         I         A1         I         A1         I           29         A0         I         A0         I         A0         I           30         D0         I/O         D0         I/O         D0         I/O           31         D1         I/O         D1         I/O         D1         I/O           32         D2         I/O         D2         I/O         D2         I/O           33         WP         O         IOIS16#         O         IOCS16#         O	21	N.C	-	N.C	-	N.C	-			
24         A5         I         A5         I         N.U         -           25         A4         I         A4         I         N.U         -           26         A3         I         A3         I         N.U         -           27         A2         I         A2         I         A2         I           28         A1         I         A1         I         A1         I           29         A0         I         A0         I         A0         I           30         D0         I/O         D0         I/O         D0         I/O           31         D1         I/O         D1         I/O         D1         I/O           32         D2         I/O         D2         I/O         D2         I/O           33         WP         O         IOIS16#         O         IOCS16#         O	22	A7	ı	A7	I		-			
25         A4         I         A4         I         N.U         -           26         A3         I         A3         I         N.U         -           27         A2         I         A2         I         A2         I           28         A1         I         A1         I         A1         I           29         A0         I         A0         I         A0         I           30         D0         I/O         D0         I/O         D0         I/O           31         D1         I/O         D1         I/O         D1         I/O           32         D2         I/O         D2         I/O         D2         I/O           33         WP         O         IOIS16#         O         IOCS16#         O	23	A6	ı	A6	ı		-			
26         A3         I         A3         I         N.U         -           27         A2         I         A2         I         A2         I           28         A1         I         A1         I         A1         I           29         A0         I         A0         I         A0         I           30         D0         I/O         D0         I/O         D0         I/O           31         D1         I/O         D1         I/O         D1         I/O           32         D2         I/O         D2         I/O         D2         I/O           33         WP         O         IOIS16#         O         IOCS16#         O	24	A5	ı	A5	ı	N.U	-			
27         A2         I         A2         I         A2         I           28         A1         I         A1         I         A1         I           29         A0         I         A0         I         A0         I           30         D0         I/O         D0         I/O         D0         I/O           31         D1         I/O         D1         I/O         D1         I/O           32         D2         I/O         D2         I/O         D2         I/O           33         WP         O         IOIS16#         O         IOCS16#         O	25		ı	A4	ı	_	-			
28         A1         I         A1         I         A1         I           29         A0         I         A0         I         A0         I           30         D0         I/O         D0         I/O         D0         I/O           31         D1         I/O         D1         I/O         D1         I/O           32         D2         I/O         D2         I/O         D2         I/O           33         WP         O         IOIS16#         O         IOCS16#         O	26		ı		ı		-			
29         A0         I         A0         I         A0         I           30         D0         I/O         D0         I/O         D0         I/O           31         D1         I/O         D1         I/O         D1         I/O           32         D2         I/O         D2         I/O         D2         I/O           33         WP         O         IOIS16#         O         IOCS16#         O	27		ı		ı		ı			
30         D0         I/O         D0         I/O         D0         I/O           31         D1         I/O         D1         I/O         D1         I/O           32         D2         I/O         D2         I/O         D2         I/O           33         WP         O         IOIS16#         O         IOCS16#         O	28	A1	I	A1	- 1	A1	I			
31         D1         I/O         D1         I/O         D1         I/O           32         D2         I/O         D2         I/O         D2         I/O           33         WP         O         IOIS16#         O         IOCS16#         O	29			A0		_				
32 D2 I/O D2 I/O D2 I/O 33 WP O IOIS16# O IOCS16# O				_		_				
33 WP O IOIS16# O IOCS16# O										
	_									
34 GND - GND - GND -			_				0			
	34	GND	-	GND	-	GND	-			

Pin	PC Ca		PC Card I Mode	/O	IDE AT	
Pin	Memory N Signal	I/O	Signal	I/O	Signal	e I/O
25		1/0	GND	1/0	GND	1/0
35	GND	-		-		-
36	CD1#	0	CD1#	0	CD1#	0
37	D11	1/0	D11	I/O	D11	I/O
38	D12	I/O	D12	I/O	D12	I/O
39	D13	I/O	D13	I/O	D13	I/O
40	D14	I/O	D14	I/O	D14	I/O
41	D15	I/O	D15	1/0	D15	I/O
42	CE2#	Ι	CE2#	ı	CS1#	I
43	VS1#	0	VS1#	0	VS1#	0
44	N.U	-	IORD#	I	IORD#	I
45	N.U	-	IOWR#	-	IOWR#	I
46	N.C	-	N.C	-	N.C	-
47	N.C	-	N.C	-	N.C	-
48	N.C	-	N.C	-	N.C	-
49	N.C	-	N.C	-	N.C	-
50	N.C	-	N.C	-	N.C	-
51	Vcc	-	Vcc	-	Vcc	-
52	N.C	-	N.C	-	N.C	-
53	N.C	-	N.C	-	N.C	-
54	N.C	-	N.C	-	N.C	-
55	N.C	-	N.C	-	N.C	-
56	CSEL	ı	CSEL	ı	CSEL	ı
57	VS2#	0	VS2#	0	VS2#	0
58	RESET	ı	RESET	ı	RESET#	I
59	WAIT#	0	WAIT#	0	IORDY	0
60	N.U	-	INPACK#	0	INPACK#	0
61	REG#	1	REG#	Ī	REG#	ī
62	BVD2	0	SPKR#	0	DASP#	I/O
63	BVD1	0	STSCHG#	0	PDIAG#	I/O
64	D8	1/0	D8	1/0	D8	I/O
65	D9	1/0	D9	1/0	D9	1/0
66	D10	1/0	D10	1/0	D10	1/0
67	CD2#	0	CD2#	0	CD2#	0
68	GND	-	GND	-	GND	-
00	GIVD	-	OND	_	CIND	l -

N.C = Not connected internally. N.U = Not used.

**Signal Description** 


Signal Description			
Signal Name	I/O	Pin No.	Description
Address bus[A10-A0]	I	8, 11, 12, 22, 23, 24, 25, 26, 27, 28, 29	Signals A10-A0 are address bus. A0 is invalid in word mode. A10 is the MSB and A0 is the LSB.
Data bus[D15-D0]	I/O	41, 40, 39, 38, 37, 66, 65, 64, 6, 5, 4, 3, 2,32,31, 30	Signals D15-D0 are data bus. D0 is the LSB of the Even Byte of the Word. D8 is the LSB of the Odd Byte of the Word.
Card Enable[CE1#, CE2#] (PC Card Memory Mode) Card Enable[CE1#, CE2#] (PC Card I/O Mode) Chip Select[CS0#, CS1#] (IDE ATA Interface)	-	7, 42	CE1# and CE2# are low active card select signals.  In IDE ATA Interface, CS0# is used to select the Command Block Registers. CS1# is used to select the Control Block Registers.
Output Enable[OE#] (PC Card Memory Mode) Output Enable[OE#] (PC Card I/O Mode) ATA SEL# (IDE ATA Interface)	1	9	OE# is used to gate Attribute and Common Memory Read data from the ATA Card.  OE# is used to gate Attribute Memory Read data from the ATA Card.  To enable IDE ATA Interface, this input should be grounded by the host.
Write Enable[WE#] (PC Card Memory Mode) Write Enable[WE#] (PC Card I/O Mode) Write Enable[WE#] (IDE ATA Interface)	- '	15	WE# is used for strobing Attribute and Common Memory Write data into the ATA Card. WE# is used for strobing Attribute Memory Write data into the ATA Card. This input should be connected Vcc by the host.
I/O Read[IORD#] (PC Card I/O Mode) I/O Read[IORD#] (IDE ATA Interface)	I	44	IORD# is used to read data from the Card's I/O space.
I/O Write[IOWR#] (PC Card I/O Mode) I/O Write[IOWR#] (IDE ATA Interface)	I	45	IOWR# is used to write data to the Card's I/O space.
Ready[READY] (PC Card Memory Mode) IREQ# (PC Card I/O Mode) INTRQ (IDE ATA Interface)	0	16	READY signal is set high when the ATA Card is ready to accept a new data transfer operation.  This signal of low level is indicates that the card is requesting software service to host, and high level indicates that the card is not requesting.  This signal is active high interrupt request to the host.
Card Detection[CD1#, CD2#]	0	36, 67	CD1# and CD2# provided for proper detection of PC Card insertion.
Write Protect[WP] (PC Card Memory Mode) IOIS16# (PC Card I/O Mode) IOCS16# (IDE ATA Interface)	0	33	This signal is held low because this card does not have a write protect switch.  This output signal is asserted when the I/O port address is capable of 16-bit access.



**Signal Description(Continued)** 

Signal Description(Continued)			
Signal Name	I/O	Pin No.	Description
Attribute Memory Select[REG#] (PC Card Memory Mode) Attribute Memory Select[REG#] (PC Card I/O Mode)	I	61	When this signal is asserted, access is limited to Attribute Memory with OE#/WE# and I/O Space with IORD#/IOWR#.
Attribute Memory Select[REG#] (IDE ATA Interface)			This input signal is not used for this mode and should be connected to Vcc by the host.
Battery Voltage Detect[BVD2] (PC Card Memory Mode)	0	62	This output is driven to a high-level.
Audio Digital Waveform[SPKR#] (PC Card I/O Mode)			SPKR# is kept negated because this Card does not have digital audio output.
DASP# (IDE ATA Interface)	I/O		This signal is the DISK Active/Slave Present signal in the Master/Slave handshake protocol.
Card Reset[RESET] (PC Card Memory Mode)  Card Reset[RESET] (PC Card I/O Mode)	I	58	By assertion of this signal, all registers of this Card are cleared. This signal should be kept to High-Z by the host for at least 1ms after Vcc applied.
Card Reset[RESET#] (IDE ATA Interface)			This input pin is the active low hardware reset from the host.
Wait[WAIT#] (PC card Memory Mode) Wait[WAIT#] (PC card I/O Mode)	0	59	This signal is asserted to delay completion of the memory or I/O access cycle.
IORDY (IDE ATA Interface) Input Port Acknowledge[INPACK#]	0	60	This signal is asserted when the Card is selected
(PC Card I/O Mode) Input Port Acknowledge[INPACK#] (IDE ATA Interface)			and can respond to an I/O Read cycle at the address on the address bus.
Battery Voltage Detect[BVD1] (PC Card Memory Mode)	0	63	This output is driven to a high-level.
STSCHG# (PC Card I/O Mode)			This signal is asserted low to alert the host to changes in the status of Configuration Status Register in the Attribute Memory Space.
PDIAG# (IDE ATA Interface)	I/O		This signal is the Pass Diagnostic signal in the Master/Slave handshake protocol.
Voltage Sense[VS1, VS2]	0	43, 57	VS1 is grounded so that the Card CIS can be read at 3.3V and VS2 is N.C.
Cable Select[CSEL] (PC card Memory Mode)	-	56	This signal is not used for this mode.
Cable Select[CSEL] (PC card I/O Mode)	-		
Cable Select[CSEL] (IDE ATA Interface)	I		This signal is used to configure this Card as a Master or a Slave. When this signal is grounded, this Card is configured as a Master. When this signal is Open, this Card is configure as a Slave.
Vcc	-	17, 51	5V or 3.3V power.
GND	-	1, 34, 35, 68	Ground.
-	L	,,,	1

#### **BLOCK DIAGRAM**



#### **FUNCTION TABLE**

Function	REG#	CE2#	CE1#	A0	OE#	WE#	IORD#	IOWR#	D15-D8	D7-D0
Attribute Mei	mory Rea	d Functio	n							_
Standby	X	H	н	Х	Х	Х	Х	Х	High-Z	High-Z
Byte Access	L	H	L	L	L	H	H	H	High-Z	Even Byte
2,107.00000	L	Н	L	Н	L	Н	Н	Н	High-Z	Invalid
Word Access	L	L	L	Х	L	Н	Н	Н	Invalid	Even Byte
Odd Byte	L	L	Н	Х	L	Н	Н	Н	Invalid	High-Z
Attribute Mei	morv Writ	e Functio	n		•					
Standby	X	Н	Н	Х	Х	Х	Х	Х	don't care	don't care
Byte Access	L	Н	L	L	Н	L	Н	Н	don't care	Even Byte
,	L	Н	L	Н	Н	L	Н	Н	don't care	don't care
Word Access	L	L	L	Х	Н	L	Н	Н	don't care	Even Byte
Odd Byte	L	L	Н	Х	Н	L	Н	Н	don't care	don't care
Common Me	mory Rea	d Functio	n							
Standby	X	Н	Н	Х	Х	Х	X	Х	High-Z	High-Z
Byte Access	Н	Н	L	L	L	Н	Н	Н	High-Z	Even Byte
	Н	Н	L	Н	L	Н	Н	Н	High-Z	Odd Byte
Word Access	Н	L	L	Х	L	Н	Н	Н	Odd Byte	Even Byte
Odd Byte	Η	L	Н	Х	L	Н	Н	Н	Odd Byte	High-Z
Common Me	mory Wri	te Functio	n							
Standby	X	Н	Н	Х	Х	Х	X	Х	don't care	don't care
Byte Access	Н	Н	L	L	Н	L	Н	Н	don't care	Even Byte
	Η	Н	L	Н	Н	L	Н	Н	don't care	Odd Byte
Word Access	Η	L	L	Х	Н	L	Н	Н	Odd Byte	Even Byte
Odd Byte	Η	L	Н	Х	Н	L	Н	Н	Odd Byte	don't care
I/O Read Fun	ction									
Standby	Χ	Н	Н	Х	Х	Х	X	Х	High-Z	High-Z
Byte Access	L	Н	L	L	Н	Н	L	Н	High-Z	Even Byte
	L	Н	L	Н	Н	Н	L	Н	High-Z	Odd Byte
Word Access	L	L	L	Х	Н	Н	L	Н	Odd Byte	Even Byte
Odd Byte	L	L	Н	Х	Н	Н	L	Н	Odd Byte	High-Z
I/O Write Fur	nction									
Standby	Χ	Н	Н	X	X	Х	X	Х	don't care	don't care
Byte Access	L	Н	L	L	Н	Н	Н	L	don't care	Even Byte
	L	Н	L	Н	Н	Н	Н	L	don't care	Odd Byte
Word Access	L	L	L	Х	Н	Н	Н	L	Odd Byte	Even Byte
Odd Byte	L	L	Н	X	Н	Н	Н	L	Odd Byte	don't care

Memory mapped mode(Index=0)

REG#	CE2#	CE1#	A10	A9-A4	A3	A2	A1	A0		gister
									OE#="L"	WE#="L"
1	0	0	0	Х	0	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
1	1	0	0	Х	0	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
1	1	0	0	Х	0	0	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
1	0	1	0	Х	0	0	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
1	0	0	0	Х	0	0	1	Х	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
									Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
1	1	0	0	Х	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
1	1	0	0	Х	0	0	1	1	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)
1	0	1	0	Х	0	0	1	Х	Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
1	0	0	0	Х	0	1	0	Х	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
									Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
1	1	0	0	Х	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
1	1	0	0	Х	0	1	0	1	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)
1	0	1	0	Х	0	1	0	Х	Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
1	0	0	0	Х	0	1	1	Х	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
									Status Register(D15-D8)	Command Register(D15-D8)
1	1	0	0	Х	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
1	1	0	0	Х	0	1	1	1	Status Register(D7-D0)	Command Register(D7-D0)
1	0	1	0	Х	0	1	1	Х	Status Register(D15-D8)	Command Register(D15-D8)
1	0	0	0	Х	1	0	0	Χ	Data Register(D15-D0)	Data Register(D15-D0)
1	1	0	0	Х	1	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
1	1	0	0	Х	1	0	0	1	Data Register[Odd](D7-D0)	Data Register[Odd](D7-D0)
1	0	1	0	Х	1	0	0	Х	Data Register[Odd](D15-D8)	Data Register[Odd](D15-D8)
1	0	0	0	Х	1	1	0	Х	invalid(D7-D0)	invalid(D7-D0)
									Error Register(D15-D8)	Feature Register(D15-D8)
1	1	0	0	Х	1	1	0	0	invalid	invalid
1	1	0	0	Х	1	1	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
1	0	1	0	Х	1	1	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
1	0	0	0	х	1	1	1	Х	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
									Drive Address Register(D15-D8)	invalid
1	1	0	0	Х	1	1	1			Device Control Register(D7-D0)
1	1	0	0	Х	1	1	1		1 Drive Address Register(D7-D0) invalid	
1	0	1	0	Х	1	1	1	Х		
1	0	0	1	Х	Х	Х	Х	Х	Data Register(D15-D0)	Data Register(D15-D0)
1	1	0	1	Х	Х	Х	Х	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
1	1	0	1	Х	Х	Х	Х	1	Data Register[Odd](D7-D0)	Data Register[Odd](D7-D0)
1	0	1	1	Х	Х	Х	Х	Х	Data Register[Odd](D15-D8)	Data Register[Odd](D15-D8)

Contiguous I/O Map(Index=1)

Contigu									
REG#	CE2#	CE1#	A9-A4	A3	A2	A1	A0		ister
								IORD#="L"	IOWR#="L"
0	0	0	Х	0	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
0	1	0	Х	0	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
0	1	0	Х	0	0	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
0	0	1	Х	0	0	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
0	0	0	Х	0	0	1	0	Sector Count Register(D7-D0) Sector Number Register(D15-D8)	Sector Count Register(D7-D0) Sector Number Register(D15-D8)
0	1	0	Х	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
0	1	0	Х	0	0	1	1	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)
0	0	1	Х	0	0	1	Х	Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
0	0	0	Х	0	1	0	0	Cylinder Low Register(D7-D0) Cylinder High Register(D15-D8)	Cylinder Low Register(D7-D0) Cylinder High Register(D15-D8)
0	1	0	Х	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
0	1	0	Х	0	1	0	1	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)
0	0	1	Х	0	1	0	Х	Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
0	0	0	х	0	1	1	0	Drive Head Register(D7-D0) Status Register(D15-D8)	Drive Head Register(D7-D0) Command Register(D15-D8)
0	1	0	Х	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
0	1	0	Х	0	1	1	1	Status Register(D7-D0)	Command Register(D7-D0)
0	0	1	Х	0	1	1	Х	Status Register(D15-D8)	Command Register(D15-D8)
0	0	0	Х	1	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
0	1	0	Х	1	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
0	1	0	Х	1	0	0	1	Data Register[Odd](D7-D0)	Data Register[Odd](D7-D0)
0	0	1	Х	1	0	0	Х	Data Register[Odd](D15-D8)	Data Register[Odd](D15-D8)
0	0	0	х	1	1	0	0	invalid(D7-D0) Error Register(D15-D8)	invalid(D7-D0) Feature Register(D15-D8)
0	1	0	Х	1	1	0	0	invalid	invalid
0	1	0	Х	1	1	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
0	0	1	Х	1	1	0	Х	Error Register(D15-D8)	Feature Register(D15-D8)
0	0	0	Х	1	1	1	0	Alt. Status Register(D7-D0) Drive Address Register(D15-D8)	Device Control Register(D7-D0) invalid
0	1	0	Х	1	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
0	1	0	Х	1	1	1	1	Drive Address Register(D7-D0)	invalid
0	0	1	Х	1	1	1	Х	Drive Address Register(D15-D8)	invalid

Primary(Secondary) I/O(Index=2, 3)

	nary(occordary) ro(index=2, 3)								
REG#	CE2#	CE1#	A9-A4	A3	A2	A1	A0		gister
								IORD#="L"	IOWR#="L"
0	0	0	1Fh(17h)	0	0	0	Х	Data Register(D15-D0)	Data Register(D15-D0)
0	1	0	1Fh(17h)	0	0	0	0	Data Register[Even, Odd](D7-D0)	Data Register[Even, Odd](D7-D0)
0	1	0	1Fh(17h)	0	0	0	1	Error Register(D7-D0)	Feature Register(D7-D0)
0	0	1	1Fh(17h)	0	0	0	Χ	Error Register(D15-D8)	Feature Register(D15-D8)
0	0	0	1Fh(17h)	0	0	1	0	Sector Count Register(D7-D0) Sector Number Register(D15-D8)	Sector Count Register(D7-D0) Sector Number Register(D15-D8)
0	1	0	1Fh(17h)	0	0	1	0	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)
0	1	0	1Fh(17h)	0	0	1	1	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)
0	0	1	1Fh(17h)	0	0	1	Х	Sector Number Register(D15-D8)	Sector Number Register(D15-D8)
0	0	0	1Fh(17h)	0	1	0	0	Cylinder Low Register(D7-D0) Cylinder High Register(D15-D8)	Cylinder Low Register(D7-D0) Cylinder High Register(D15-D8)
0	1	0	1Fh(17h)	0	1	0	0	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)
0	1	0	1Fh(17h)	0	1	0	1	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)
0	0	1	1Fh(17h)	0	1	0	Х	Cylinder High Register(D15-D8)	Cylinder High Register(D15-D8)
0	0	0	1Fh(17h)	0	1	1	0	Drive Head Register(D7-D0) Status Register(D15-D8)	Drive Head Register(D7-D0) Command Register(D15-D8)
0	1	0	1Fh(17h)	0	1	1	0	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)
0	1	0	1Fh(17h)	0	1	1	1	Status Register(D7-D0)	Command Register(D7-D0)
0	0	1	1Fh(17h)	0	1	1	Х	Status Register(D15-D8)	Command Register(D15-D8)
0	0	0	3Fh(37h)	0	1	1	0	O Alt. Status Register(D7-D0) Drive Address Register(D15-D8) Drive Address Register(D15-D8) Drive Address Register(D15-D8)	
0	1	0	3Fh(37h)	0	1	1	0	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)
0	1	0	3Fh(37h)	0	1	1	1	Drive Address Register(D7-D0) invalid	
0	0	1	3Fh(37h)	0	1	1	Χ	Drive Address Register(D15-D8)	invalid

#### **IDE ATA Interface**

CS1#	CS0#	A2-A0		Register					
			IORD#="L"	IOWR#="L"					
1	0	0h	Data Register(D15-D0)	Data Register(D15-D0)					
1	0	1h	Error Register(D7-D0)	Feature Register(D7-D0)					
1	0	2h	Sector Count Register(D7-D0)	Sector Count Register(D7-D0)					
1	0	3h	Sector Number Register(D7-D0)	Sector Number Register(D7-D0)					
1	0	4h	Cylinder Low Register(D7-D0)	Cylinder Low Register(D7-D0)					
1	0	5h	Cylinder High Register(D7-D0)	Cylinder High Register(D7-D0)					
1	0	6h	Drive Head Register(D7-D0)	Drive Head Register(D7-D0)					
1	0	7h	Status Register(D7-D0)	Command Register(D7-D0)					
0	1	6h	Alt. Status Register(D7-D0)	Device Control Register(D7-D0)					
0	1	7h	Drive Address Register(D7-D0)	invalid					

#### **Configuration Register Specifications**

#### **Configuration Option Register**

This register is used for the configuration of the card configuration status and for the issuing soft reset to the card

D7	D6	D5	D4	D3	D2	D1	D0
SRESET	LevIREQ			Inc	lex		

Name	R/W	Description
SRESET	R/W	Setting this bit to "1", places the card in the reset state. When the host returns this bit to "0", the function shall enter the same unconfigured, reset state as the card does following a power-up and hardware reset.
LevIREQ	R/W	If this bit is set to "0", card generates pulse mode interrupt. If this bit is set to "1", card generates level mode interrupts.
Index	R/W	This bits is used for select operation mode of the card as follows.  When Power on, Card Hard Reset and Soft reset, this data is "000000" for the purpose of Memory card interface recognition.  Index: 0 -> Memory mapped  1 -> Contiguous I/O mapped  2 -> Primary I/O mapped  3 -> Secondary I/O mapped

#### **Configuration and Status Register**

This register is used for observing the card state.

D7	D6	D5	D4	D3	D2	D1	D0
Changed	SigChg	lois8	0	0	PwrDwn	Intr	0

Name	R/W	Description
Changed	R/O	This bit indicates that CREADY bit on the Pin Replacement register is set to "1". When Changed bit is set to "1", STSCHG# pin is held "L" if the SigChg bit is "1" and the card is configured for the I/O interface.
SigChg	R/W	This bit is set or reset by the host for enabling and disabling the status change signal(STSCHG# pin). When the card is configured I/O card interface and this bit is set to "1", STSCHG# pin is controlled by Changed bit. If this bit is set to "0", STSCHG# pin is kept "H".
lois8	R/W	This card is always configured for both 8-bit and 16-bit I/O, so this bit is ignored.
PwrDwn	R/W	When this bit is set to "1", the card enters Power Down mode. When this bit is reset to "0", the host is requesting the card to enter the active mode. RREADY bit on Pin Replacement Register becomes BUSY when this bit is changed. RREADY will not become Ready until the power state requested has been entered. This card automatically powers down when it is idle, and powers back up when it receives a command.
Intr	R/W	This bit represents the internal state of the interrupt request. This bit state is available whether I/O card interface has been configured or not. This signal remains true until the condition which caused the interrupt request has been serviced. If interrupts are disabled by the nIEN bit in the Device Control Register, this bit is a zero.

#### Pin Replacement Register

This register is used for providing the signal state of READY signal when the card configured I/O card interface.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	CREADY	0	1	1	RREADY	0

Name	R/W	Description
CREADY	R/W	This bit is set to "1" when the RREADY bit changes state. This bit may also be written by the host.
RREADY	R/W	When read, this bit indicates READY pin states. When written, this bit acts as a mask for writing the CREADY bit.

#### **Socket and Copy Register**

This register is used for identification of the card from the other cards. Host can read and write this register. This register should be set by host before this card's Configuration Option register set.

D7	D6	D5	D4	D3	D2	D1	D0
0	Co	py Numb	er		Socket	Number	

Name	R/W	Description
Copy Number	R/W	This bit indicates the drive number of the card for twin card configuration.  And the host can select and drive one card by comparing the number in this field with the drive number of Drive Head Register. In the way, the host can perform the card's master/slave organization.
Socket Number	R/W	This field indicates to the card that it is located in the n'th socket.

#### **CIS Information**

CIS informatoins are defined as follows.

Office   Data   7   6   5   4   3   2   1   0   Description	0"								T .		
Device Type			/	6	5		_		1	0	
Device Type		-					_	E			
Device Type	0002h	03h				TPL	LINK				
Device Speed=1 : 250ns					_						
10008h   1h	0004h	D9h		Device	е Туре		WPS		Device S	peed	
Marks end of Device Info fields											
Oct   Oct									2K		2kBytes of address space
DOOCH   DSh											
Device   D					(			OC			
Device Type							_LINK				
Device Type	000Eh	02h	EXT		Rese	erved		V	'cc	MWAIT	
O014h	0010h	DFh		Device	е Туре		WPS	I	Device S <sub>l</sub>	peed	WPS=1 : No WPS
Other Conditions Device information   Other Conditions Device information   Other Conditions   Other Condi	0012h										2kbytes of address space
0018h	0014h	FFh		M	arks end	of Other	Condition	ns Devic	e Info		
0018h	0016h	1Ch			(	CISTPL_I	DEVICE_	OC			Other Conditions Device information
O21Ah	0018h	04h									
Device Type			EXT		Rese		_	V	cc	MWAIT	
0020h         FFh         Marks end of Other Conditions Device Info           0022h         18h         CISTPL JEDEC C         JEDEC Identifier Tuples           0024h         02h         TPL LINK         Link to next tuple           0028h         07h         JEDEC identifier for first device info entry.         PC Card ATA           0028h         01h         JEDEC identifiers for remaining device info entry.         PC Card ATA           002Ah         20h         CISTPL_MANFID         Manufacturer ldentification Tuple           002Ch         04h         TPL_LINK         Link to next tuple           002Eh         1Ch         PC Card manufacturer code         001Ch           0030h         00h         001Ch         001Ch           0034h         00h         00h         001Ch           0034h         00h         001Ch         001Ch           0034h         00h         001Ch         001Ch           0034h         00h         001Ch         001Ch           0034h         04h         TPL_LINK         Link to next tuple           0034h         04h         TPLLVI_MAJOR         PCMCIA2.0 / JEIDA4.1           0035h         04h         TPLLVI_MINOR         PCMCIA2.0 / JEIDA4.1				Device			WPS			·Ā	Device Type=Dh : Function specific WPS=1 : No WPS
0022h         18h         CISTPL_JEDEC_C         JEDEC Identifier Tuples           0024h         02h         TPL_LINK         Link to next tuple           0026h         DFh         JEDEC identifier for first device info entry.         PC Card ATA           0028h         01h         JEDEC identifiers for remaining device info entries.         with no Vpp require for any operation           002Ah         20h         CISTPL_MANFID         Manufacturer Identification Tuple           002Ch         04h         TPL_LINK         Link to next tuple           002Eh         1Ch         PC Card manufacturer code         001Ch           0030h         00h         manufacturer information         001Ch           0032h         01h         manufacturer information         0001h           0034h         00h         TPL_LINK         Link to next tuple           0034h         00h         TPL_LINK         Link to next tuple           0035h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0036h         15h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           0035h         40h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           0036h         40h         TPLLV1_INFO         I	001Eh	01h			1x				2K		2kbytes of address space
0024h         02h         TPL_LINK         Link to next tuple           0026h         DFh         JEDEC identifier for first device info entry.         PC Card ATA           0028h         01h         JEDEC identifiers for remaining device info entries.         with no Vpp require for any operation           002Ah         20h         CISTPL_MANFID         Manufacturer Identification Tuple           002Eh         10h         TPL_LINK         Link to next tuple           003Dh         00h         PC Card manufacturer code         001Ch           0030h         00h         manufacturer information         0001h           0034h         00h         manufacturer information         0001h           0038h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         15h         TPLLINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Ch         49h         TPLLV1_INFO         M           0042h         54h         U         U           0044h         53h         S         S           0044h         48h	0020h	FFh		M	arks end	of Other	Condition	ns Devic	e Info		
0024h         02h         TPL_LINK         Link to next tuple           0026h         DFh         JEDEC identifier for first device info entry.         PC Card ATA           0028h         01h         JEDEC identifiers for remaining device info entries.         with no Vpp require for any operation           002Ah         20h         CISTPL_MANFID         Manufacturer Identification Tuple           002Eh         10h         TPL_LINK         Link to next tuple           003Dh         00h         PC Card manufacturer code         001Ch           0030h         00h         manufacturer information         0001h           0034h         00h         manufacturer information         0001h           0038h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         15h         TPLLINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Ch         49h         TPLLV1_INFO         M           0042h         54h         U         U           0044h         53h         S         S           0044h         48h	0022h	18h				CISTPL	JEDEC	С			JEDEC Identifier Tuples
0026h         DFh         JEDEC identifier for first device info entry.         PC Card ATA           0028h         01h         JEDEC identifiers for remaining device info entries.         with no Vpp require for any operation           002Ah         20h         CISTPL_MANFID         Manufacturer identification Tuple           002Ch         04h         TPL_LINK         Link to next tuple           003Ch         00h         001Ch         001Ch           003Dh         00h         001h         001h           003Ah         00h         001h         001h           003Ah         00h         001h         001h           003Ah         00h         TPL_LINK         Level 1 Version / Product Information           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0044h         49h         TPLLV1_INFO         M           0044h         53h         S         S           0044h         53h         S         S           0044h         49h         B         I           0045h         48h         B <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td></td> <td></td>								_			
0028h         01h         JEDEC identifiers for remaining device info entries.         with no Vpp require for any operation           002Ah         20h         CISTPL MANFID         Manufacturer Identification Tuple           002Ch         04h         TPL_LINK         Link to next tuple           003Eh         1Ch         PC Card manufacturer code         001Ch           003ah         00h         0001         0001h           0034h         00h         0001h         0001h           0034h         00h         0001h         0001h           0038h         1Ch         TPL_UNK         Link to next tuple           003Ah         04h         TPLLVI, MAJOR         PCMCIA2.0 / JEIDA4.1           003Ch         01h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0042h         53h         S         S           0044h         53h         U         S           0048h         42h         B         B           0044h         49h         I         I           0045h         48h         B         I           0046h         54h         B         I           0050h<	0026h	DFh		JE	EDEC ide	entifier fo	r first dev	ice info	entry.		
002Ah         20h         CISTPL_MANFID         Manufacturer Identification Tuple           002Eh         04h         TPL_LINK         Link to next tuple           002Eh         1Ch         PC Card manufacturer code         001Ch           0030h         00h         001Ch         001Ch           0032h         01h         manufacturer information         0001h           0038h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         1Ch         TPLLINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Ch         01h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0044h         49h         0044h         53h         S           0044h         53h         S         S           0044h         53h         S         S           0044h         53h         S         S           0044h         49h         I         I           0045h         42h         B         B           0045h         48h         I         I           0052h <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td colspan="4"></td> <td></td>											
002Ch         04h         TPL_LINK         Link to next tuple           002Eh         1Ch         PC Card manufacturer code         001Ch           0030h         00h         001Ch         001Ch           0032h         01h         manufacturer information         0001h           0034h         00h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         1Ch         TPL_LINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         I           0044h         49h         I         T           0042h         54h         T         S           0046h         55h         U         U           0048h         42h         B         B           0044h         49h         I         I           0045h         49h         I         I           0050h         49h         I         I           0052h         49h         I         I           0052h         44h         A				<u> </u>							
002Eh         1Ch         0030h         00h           0030h         00h         0000h         0001h           0034h         00h         0001h         0001h           0034h         00h         0001h         0001h           0036h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         1Ch         TPLLVIMINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Ch         01h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0042h         49h         I         I           0044h         53h         S         S           0044h         53h         S         I           0044h         49h         I         I           0044h         49h         I         I           0044h         49h         I         I           0044h         49h         I         I           0052h         49h         I         I           0052h         49h         I         I           0052h         44h											
0030h         00h           0032h         01h           0034h         00h           0034h         00h           0036h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         1Ch         TPLINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0040h         49h         I         T           0042h         54h         T         S           0048h         42h         U         U           0048h         42h         B         B           004Ah         49h         I         I           004Ah         49h         I         I           004Bh         48h         I         I           0050h         49h         I         I           0050h         49h         I         I           0052h         00h         I         A           0058h         41h         A         A           0058h					PC		_	r code			·
0032h         01h         manufacturer information         0001h           0034h         00h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         1Ch         TPLLINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Ch         01h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Bh         4Dh         TPLLV1_INFO         M           0040h         49h         I         T           0044h         53h         S         S           0048h         42h         B         B           004Ah         49h         I         I           004Ah         49h         I         I           004Ah         49h         I         I           004Ah         49h         I         I           005Ah         49h         I         I           005Ah         49h         I         A           005Ah         41h         A         A           005Bh         41h         A         A           005Ch         43h         A         A           005Ch         44h						Oura ma	inaraotaro	1 0000			001011
0034h   00h   0036h   15h   CISTPL_VERS_1   Level 1 Version / Product Information   0038h   1Ch   TPL_LINK   Link to next tuple   003Ah   04h   TPLLV1_MAJOR   PCMCIA2.0 / JEIDA4.1   003Ch   01h   TPLLV1_MINOR   PCMCIA2.0 / JEIDA4.1   003Eh   4Dh   TPLLV1_INFO   M   I					m	anufactui	rer inform	ation			0001h
0036h         15h         CISTPL_VERS_1         Level 1 Version / Product Information           0038h         1Ch         TPL_LINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0040h         49h         I         T           0044h         53h         S         S           0048h         42h         B         B           004Ah         49h         I         B           004Ah         49h         I         I           004Ch         53h         S         S           004Eh         48h         H         H           0052h         49h         I         A           0052h         41h         A         A           0058h         41h         A         A           005Ch         43h         O         A           005Ch         43h         A         A           0060h         52h         A         D						ariaraotai		ation			000111
0038h         1Ch         TPL_LINK         Link to next tuple           003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Ch         01h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         M         M           0040h         49h         I         M           0042h         54h         T         S           0044h         53h         S         U           0048h         42h         B         B           004Ah         49h         I         S           004Ah         48h         H         H           0050h         49h         I         A           0052h         00h         A         A           0058h         41h         A         A           005Ch         43h         C         A           005Ch         43h         A         A           0060h         52h         O         A						CICTDI	VEDS	1			Loyal 1 Varsion / Bradust Information
003Ah         04h         TPLLV1_MAJOR         PCMCIA2.0 / JEIDA4.1           003Ch         01h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0040h         49h         I         T           0044h         53h         S         U           0048h         42h         B         I           004Ah         49h         I         I           004Ah         49h         I         I           005Ah         49h         I         I           005Ah         41h         A         A           005Ah         20h         A         A           005Ch         43h         C         C           005Eh         41h         A         A           005Ch         44h         A         A           006Ch         52h         A         R           006Ch         44h         D         D								. !			
003Ch         01h         TPLLV1_MINOR         PCMCIA2.0 / JEIDA4.1           003Eh         4Dh         TPLLV1_INFO         M           0040h         49h         T         T           0044h         53h         S         S           0048h         42h         B         B           004Ah         49h         I         I           004Ch         53h         S         S           004Eh         48h         H         H           0050h         49h         I         I           0052h         00h         I         A           0058h         41h         A         A           005Ah         20h         C         C           005Eh         41h         A         A           005Ch         43h         A         A           0060h         52h         A         R           0062h         44h         D         D							_				
003Eh         4Dh         TPLLV1_INFO         M           0040h         49h         I         T           0042h         54h         T         T           0044h         53h         S         S           0048h         42h         B         B           004Ah         49h         I         I           004Ch         53h         S         S           004Eh         48h         H         I           0050h         49h         I         I           0052h         00h         I         A           0058h         41h         A         A           005Ah         20h         I         A           005Ch         43h         A         A           005Eh         41h         A         A           005Eh         41h         A         A           005Eh         44h         A         A           006Dh         52h         A         B           006Dh         52h         A         B           006Dh         52h         A         B           006Dh         52h         B         A											
0040h       49h         0042h       54h         0044h       53h         0046h       55h         0048h       42h         004Ah       49h         004Ch       53h         004Eh       48h         0050h       49h         0052h       00h         0054h       41h         0058h       44h         005Ah       20h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h							_				
0042h       54h         0044h       53h         0046h       55h         0048h       42h         004Ah       49h         004Ch       53h         004Eh       48h         0050h       49h         0052h       00h         0054h       41h         0058h       41h         005Ah       20h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h						IPLL	V1_INFO				
0044h       53h         0046h       55h         0048h       42h         004Ah       49h         004Ch       53h         004Eh       48h         0050h       49h         0052h       00h         0054h       41h         0058h       41h         005Ah       20h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h											
0046h         55h           0048h         42h           004Ah         49h           004Ch         53h           004Eh         48h           0050h         49h           0052h         00h           0054h         41h           0058h         41h           005Ah         20h           005Ch         43h           005Eh         41h           0060h         52h           0062h         44h											
0048h       42h         004Ah       49h         004Ch       53h         004Eh       48h         0050h       49h         0052h       00h         0054h       41h         0056h       54h         0058h       41h         005Ah       20h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h											
004Ah       49h         004Ch       53h         004Eh       48h         0050h       49h         0052h       00h         0054h       41h         0056h       54h         0058h       41h         005Ah       20h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h											
004Ch       53h         004Eh       48h         0050h       49h         0052h       00h         0054h       41h         0056h       54h         0058h       41h         005Ah       20h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h											D
004Eh       48h         0050h       49h         0052h       00h         0054h       41h         0056h       54h         0058h       41h         005Ah       20h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h											
0050h       49h         0052h       00h         0054h       41h         0056h       54h         0058h       41h         005Ah       20h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h											
0052h         00h           0054h         41h           0056h         54h           0058h         41h           005Ah         20h           005Ch         43h           005Eh         41h           0060h         52h           0062h         44h											
0054h       41h         0056h       54h         0058h       41h         005Ah       20h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h											
0056h         54h           0058h         41h           005Ah         20h           005Ch         43h           005Eh         41h           0060h         52h           0062h         44h											
0058h       41h         005Ah       20h         005Ch       43h         005Eh       41h         0060h       52h         0062h       44h											
005Ah         20h           005Ch         43h           005Eh         41h           0060h         52h           0062h         44h											
005Ch       43h         005Eh       41h         0060h       52h         0062h       44h             C       A         A       A         R       D											A
005Eh       41h         0060h       52h         0062h       44h             A         R         D	005Ah	20h									
0060h         52h           0062h         44h             R         D											C
0062h 44h D		41h									A
	0060h	52h									R
0064h   00h	0062h	44h									D
	0064h	00h									

**CIS Information(Continued)** 

CIS Info	ormati	on(Cor	ntinued	)								
Offset	Data	7	6	5	4	3	2	1		0	Description	
0066h	30h										3	
0068h	2Eh											
006Ah	30h										0	
006Ch	31h										1	
006Eh	00h											
0070h	FFh										Marks end of chain.	
0072h	21h				CISTPL	FUNCI	D				Function Identification Tuple	
0074h	02h					LINK					Link to next tuple	
0076h	04h				Card Fu	nction Co	de				PC Card ATA(Fixed Disk)	
0078h	01h			Rese	erved			ROM		POST	ROM=0 : No BIOS ROM	
											POST=1: Configure card at power on	
007Ah	22h				CISTP	L_FUNCI	E				Function Extension Tuple	
007Ch	02h					_LINK					Link to next tuple	
007Eh	01h			Disk Fu	nction Ex	ktension <sup>-</sup>	Tuple Typ	е			Disk Interface Type	
0080h	01h				Disk Inte	erface Ty	ре				PC Card ATA Interface	
0082h	22h					L_FUNCI					Function Extension Tuple	
0084h	03h					LINK					Link to next tuple	
0086h	02h			Disk Fu		ktension -	Tuple Tvr	е			Basic PC Card ATA Interface tuple	
0088h	04h		RFU		D	U	S	Ī	V		V=0 : No Vpp Required	
	•								-		S=1 : Silicon	
											U=0 : ID Drive Mfg/SN not Unique	
											D=0 : Single Drive on Card	
008Ah	0Fh	RFU	ı	E	N	P3	P2	P1		P0	P0=1 : Sleep Mode Supported	
											P1=1 : Standby Mode Supported	
											P2=1 : Idle Mode Supported	
											P3=1 : Drive Auto Power Control	
											N=0 : No Configs exclude I/O port	
											3F7H/377H	
											E=0 : Index bit is not emulated	
											I=0 : IOIS16# use is Unspecified on	
00001	4.4.1				OLOTE						Twin Card Configurations	
008Ch	1Ah					PL_CONF					Configuration Tuple	
008Eh	05h			ı		PL_LINK					Link to next tuple	
0090h	01h	R	FS		RMS RAS					RFS=0 : No Reserved Field		
											RMS=0: 1 Byte Register Mask	
0092h	03h				TPCC_LAST					RAS=1 : 2 Byte Config Base Address Last Index = 3		
0092H	00h					RADR (Is	h)					
0094h 0096h	00h					RADR (m:					Configuration Registers are located	
0098h	02n 0Fh	RFU	RFU	RFU	E	S S	P	С			at 200H in Reg Space First 4 Configuration Registers present	
		KFU	KFU					C		1		
009Ah	1Bh			CIS		TABLE_E	NIKY				Configuration Table Entry Tuple	
009Ch	08h				IPL	_LINK	or Constant				Link to next tuple	
009Eh	C0h	ı	D			Configur	ation Ind	ex			Interface Byte Follows, Default Entry,	
00406	40h	10/	Ъ	Р	ь	I	Intorf	T	_		Configuration Index = 0	
00A0h	40h	W	R	٢	В		шепа	ace Typ	C		Mem Interface; Bvd's and wProt not used; Ready active and Wait not used	
											for memory cycles.	
00A2h	A1h	М	M	S	IR	IO	Т	I	Р		Has Vcc, Mem Space and Misc Info	
00A2H	01h	R	DI	ى Pl	Al	SI	HV	LV	T	NV	Nominal Voltage Only Follows	
00A411	55h	X	וט		tissa	l Oi	117	Expon	ent	147	Vcc Nominal is 5 Volts	
00A8h	08h	^				bytes pa	nes (leh)	LAPOIT	OIIL		Length of Mem Space is 2 KB	
00AAh	00h					bytes pag					Starts at 0 on card	
00ACh	21h	Х	RFU	P	RO	A	(11180)	Т			Power Down, Twin Card supported.	
		^	IZI.O				NTDV	ı				
00AEh	1Bh			CIS		TABLE_E	INIKY				Configuration Table Entry Tuple	
00B0h	05h	,			IPL	_LINK					Link to next tuple	
00B2h	00h	I	D		Configuration Index					No Interface Byte, Non Default Entry,		
000.45	01h M MS IR IO					T -	1			Configuration Index = 0		
00B4h	01h	M			IR A	10	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	137	Р		Has Vcc Info	
00B6h	01h	R	DI	Pl	Al	SI	HV	LV	ort	NV	Nominal Voltage Only Follows	
00B8h	B5h	Х		ivian	tissa	ension	<u> </u>	Expon	ent		Vcc Nominal is 3.3 Volts	
00BAh	1Eh											

**CIS Information(Continued)** 

CIS Inf	ormati	on(Cor	ntinued	)						
Offset	Data	7	6	5	4	3	2	1	0	Description
00BCh	1Bh			CIS	TPL_CF	TABLE_E	NTRY			Configuration Table Entry Tuple
00BEh	0Ah					_LINK				Link to next tuple
00C0h	C1h	ı	D			Configur	ation Ind	ex		Interface Byte Follows, Default Entry,
										Configuration Index = 1
00C2h	41h	W	R	Р	В		Interfa	се Туре		I/O Interface; Bvd's and wProt not
										used; Ready active and Wait not used
										for memory cycles.
00C4h	99h	M	M		IR	10	T		Р	Has Vcc, I/O, IRQ and Misc Info
00C6h	01h	R	DI	PI	Al	SI	HV	LV	NV	Nominal Voltage Only Follows
00C8h	55h	X			tissa			Expone	nt	Vcc Nominal is 5 Volts
00CAh	64h	R	S	Е		ŀ	O AddrLi	nes		I/O : Range=0, Bus16=1, Bus8=1, IO AddrLines=4
00CCh	F0h	S	Р	L	М	1	Level	or Mask		Share=1, Pulse=1, Level=1, Mask=1
00CEh	FFh	IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0	IRQ Level to be routed 0 - 15
00D0h	FFh	IRQ1	IRQ1	IRQ1	IRQ1	IRQ1	IRQ1	IRQ9	IRQ8	recommended.
000011		5	4	3	2	1 1	0			Todanimonaca.
00D2h	21h	X	RFU	P	RO	A		Т		Power Down, Twin Card supported.
00D4h	1Bh			CIS	TPL CF	TABLE_E	NTRY			Configuration Table Entry Tuple
00D6h	05h					_LINK				Link to next tuple
00D8h	01h	ı	D				ation Ind	ex		No Interface Byte, Non Default Entry,
						Ü				Configuration Index = 1
00DAh	01h	M	M	S	IR	10	T		Р	Has Vcc Info
00DCh	01h	R	DI	PI	Al	SI	HV	LV	NV	Nominal Voltage Only Follows
00DEh	B5h	X		Man	tissa			Expone	nt	Vcc Nominal is 3.3 Volts
00E0h	1Eh					ension				
00E2h	1Bh			CIS	TPL_CF	TABLE_E	NTRY			Configuration Table Entry Tuple
00E4h	0Fh				TPL	_LINK				Link to next tuple
00E6h	C2h	I	D			Configur	ation Ind	ex		Interface Byte Follows, Default Entry,
					1					Configuration Index = 2
00E8h	41h	W	R	Р	В		Interfa	ice Type		I/O Interface; Bvd's and wProt not
										used; Ready active and Wait not used
00EAh	99h	M	M	c	IR	IO	Т		Р	for memory cycles.  Has Vcc, I/O, IRQ and Misc Info
00ECh	01h	R	DI	S Pl	Al	SI	HV	LV	NV	Nominal Voltage Only Follows
00EEh	55h	X	DI		tissa	SI	110	Expone		Vcc Nominal is 5 Volts
00F0h	EAh	R	S	E	แรงส	1	O AddrLi		i it	I/O : Range=1, Bus16=1, Bus8=1,
001 011	LAII	1	J	_			O Addi Li	103		IO AddrLines=10
00F2h	61h	L	S	А	.S		NR	anges		Number of Address Ranges = 2
00. 2	•	_	•					agoo		Address Size = 2
										Length Size = 1
00F4h	F0h			First	I/O Base	e Address	s (LSB)			First I/O Base Address = 1F0h
00F6h	01h					e Address				
00F8h	07h					ength mir				First I/O Range is 8 Byte Length
00FAh	F6h					se Addre				Second I/O Base Address = 3F6h
00FCh	03h					se Addre	. ,			
00FEh	01h					Length m				Second I/O Range is 2 Byte Length
0100h	EEh	S	Р	L	M IRQ Level					Share=1, Pulse=1, Level=1, Mask=0, IRQ14 is recommended.
0102h	21h	Х	RFU	Р	RO	RO A				Power Down, Twin Card supported.
0104h	1Bh			CIS	TPL_CFTABLE_ENTRY					Configuration Table Entry Tuple
0106h	05h	<u> </u>				_LINK				Link to next tuple
0108h	02h	I	D			Configur	Configuration Index			No Interface Byte, Non Default Entry, Configuration Index = 2
010Ah	01h	M	M	9	IR	IO	Т		P	Has Vcc Info
010An	01h	R	DI	S Pl	Al	SI	HV	LV		Nominal Voltage Only Follows
010Eh	B5h	X	וט		tissa	1 01	SI HV LV NV Exponent			Vcc Nominal is 3.3 Volts
0110h	1Eh	_^_		iviali		ension	1	-APOING		VOO TYOTIITAI 10 0.0 VOILO
011011					∟∧ا	01101011				1

CIS Information(Continued)

O118h	CIS Inf	ormati	on(Cor	ntinued	)						
O114h	Offset	Data	7	6	5	4	3	2	1	0	Description
O116h	0112h	1Bh			CIS	TPL_CF	TABLE_E	NTRY			Configuration Table Entry Tuple
O118h	0114h	0Fh				TPL	_LINK		Link to next tuple		
Used; Ready active and Wait not used; Ready active and Wait not used; for memory cycles.	0116h	C3h	I	D			Configur	ation Ind	ex		Interface Byte Follows, Default Entry, Configuration Index = 3
011Ch         01h         R         DI         PI         AI         SI         HV         LV         NV         Nominal Voltage Only Follows           011Eh         55h         X         Mantissa         Exponent         Vcc Nominal is 5 Volts           0120h         EAh         R         S         E         IO AddrLines         I/O : Range=1, Bus16=1, Bus8=1, IO AddrLines=10           0122h         61h         LS         AS         N Ranges         Number of Address Ranges = 2 Address Size = 2 Length Size = 1           0124h         70h         First I/O Base Address (LSB)         First I/O Base Address size = 2 Length Size = 1           0126h         01h         First I/O Base Address (MSB)         First I/O Base Address size = 2 Length Size = 1           0128h         07h         First I/O Length minus 1         First I/O Range is 8 Byte Length           012Ah         76h         Second I/O Base Address (MSB)         Second I/O Base Address (MSB)           012Eh         01h         Second I/O Base Address (MSB)         Second I/O Range is 2 Byte Length           0130h         EEh         S         P         L         M         IRQ Level         Share=1, Pulse=1, Level=1, Mask=0 IRQ14 is recommended.           0132h         21h         X         RFU         P	0118h	41h	W	R	Р	В		Interfa	ace Type		used; Ready active and Wait not used
O11Eh   55h   X	011Ah	99h	М	M	S	IR	10	Т		Р	
O120h	011Ch	01h		DI	PI	Al	SI	HV	LV	NV	Nominal Voltage Only Follows
IO AddrLines=10	011Eh	55h	Х		Man	tissa			Expone	nt	Vcc Nominal is 5 Volts
Address Size = 2	0120h	EAh	R	S	Е		Į,	O AddrLi	nes		
0126h         01h         First I/O Base Address (MSB)           0128h         07h         First I/O Length minus 1         First I/O Range is 8 Byte Length           012Ah         76h         Second I/O Base Address (LSB)         Second I/O Base Address = 376h           012Ch         03h         Second I/O Base Address (MSB)         Second I/O Range is 2 Byte Length           012Ch         01h         Second I/O Length minus 1         Second I/O Range is 2 Byte Length           0130h         EEh         S         P         L         M         IRQ Level         Share=1, Pulse=1, Level=1, Mask=0 IRQ14 is recommended.           0132h         21h         X         RFU         P         RO         A         T         Power Down, Twin Card supported.           0134h         1Bh         CISTPL_CFTABLE_ENTRY         Configuration Table Entry Tuple           0136h         05h         TPL_LINK         Link to next tuple           0138h         03h         I         D         Configuration Index         No Interface Byte, Non Default Entry Configuration Index = 3           013Ah         01h         R         DI         PI         AI         SI         HV         LV         NV         Nominal Voltage Only Follows           013Ch         01h         R	0122h	61h	L	S	А	S		N R	anges		Address Size = 2
0128h         07h         First I/O Length minus 1         First I/O Range is 8 Byte Length           012Ah         76h         Second I/O Base Address (LSB)         Second I/O Base Address = 376h           012Ch         03h         Second I/O Base Address (MSB)         Second I/O Range is 2 Byte Length           013Ch         01h         Second I/O Length minus 1         Second I/O Range is 2 Byte Length           013Ch         01h         Second I/O Length minus 1         Second I/O Range is 2 Byte Length           013Ch         01h         Second I/O Length minus 1         Second I/O Range is 2 Byte Length           013Ch         01h         M         IRQ Level         Share=1, Pulse=1, Level=1, Mask=0 IRQ14 is recommended.           0132h         21h         X         RFU         P         RO         A         T         Power Down, Twin Card supported.           0134h         1Bh         CISTPL_CFTABLE_ENTRY         Configuration Table Entry Tuple         Configuration Index         No Interface Byte, Non Default Entry Configuration Index = 3           0138h         03h         I         D         Configuration Index         No Interface Byte, Non Default Entry Configuration Index = 3           013Ch         01h         R         DI         PI         AI         SI         HV         LV         NV	0124h	70h		First I/O Base Address (LSB)							First I/O Base Address = 170h
012Ah         76h         Second I/O Base Address (LSB)         Second I/O Base Address = 376h           012Ch         03h         Second I/O Base Address (MSB)           012Eh         01h         Second I/O Length minus 1         Second I/O Range is 2 Byte Length           0130h         EEh         S         P         L         M         IRQ Level         Share=1, Pulse=1, Level=1, Mask=0 IRQ14 is recommended.           0132h         21h         X         RFU         P         RO         A         T         Power Down, Twin Card supported.           0134h         1Bh         CISTPL_CFTABLE_ENTRY         Configuration Table Entry Tuple           0136h         05h         TPL_LINK         Link to next tuple           0138h         03h         I         D         Configuration Index         No Interface Byte, Non Default Entry Configuration Index = 3           013Ah         01h         M         MS         IR         IO         T         P         Has Vcc Info           013Ch         01h         R         DI         PI         AI         SI         HV         LV         NV         Nominal Voltage Only Follows           013Eh         B5h         X         Mantissa         Exponent         Vcc Nominal is 3.3 Volts      <	0126h	01h			First	I/O Base	Address				
012Ch         03h         Second I/O Base Address (MSB)           012Eh         01h         Second I/O Length minus 1         Second I/O Range is 2 Byte Length           0130h         EEh         S         P         L         M         IRQ Level         Share=1, Pulse=1, Level=1, Mask=0 IRQ14 is recommended.           0132h         21h         X         RFU         P         RO         A         T         Power Down, Twin Card supported.           0134h         1Bh         CISTPL_CFTABLE_ENTRY         Configuration Table Entry Tuple           0136h         05h         TPL_LINK         Link to next tuple           0138h         03h         I         D         Configuration Index         No Interface Byte, Non Default Entry Configuration Index = 3           013Ah         01h         M         MS         IR         IO         T         P         Has Vcc Info           013Ch         01h         R         DI         PI         AI         SI         HV         LV         NV         Nominal Voltage Only Follows           013Eh         B5h         X         Mantissa         Exponent         Vcc Nominal is 3.3 Volts           0142h         14h         CISTPL_NO_LINK         No Link Tuple           0144h	0128h	07h			Fi	rst I/O Le	ength min	ius 1			First I/O Range is 8 Byte Length
012Eh         01h         Second I/O Length minus 1         Second I/O Range is 2 Byte Length           0130h         EEh         S         P         L         M         IRQ Level         Share=1, Pulse=1, Level=1, Mask=0 IRQ14 is recommended.           0132h         21h         X         RFU         P         RO         A         T         Power Down, Twin Card supported.           0134h         1Bh         CISTPL_CFTABLE_ENTRY         Configuration Table Entry Tuple           0136h         05h         TPL_LINK         Link to next tuple           0138h         03h         I         D         Configuration Index         No Interface Byte, Non Default Entry Configuration Index = 3           013Ah         01h         M         MS         IR         IO         T         P         Has Vcc Info           013Ch         01h         R         DI         PI         AI         SI         HV         LV         NV         Nominal Voltage Only Follows           013Eh         B5h         X         Mantissa         Exponent         Vcc Nominal is 3.3 Volts           0142h         14h         CISTPL_NO_LINK         No Link Tuple           0144h         00h         TPL_LINK         Link to next tuple <td>012Ah</td> <td>76h</td> <td></td> <td></td> <td>Secon</td> <td>id I/O Ba</td> <td>se Addre</td> <td>ss (LSB)</td> <td></td> <td></td> <td>Second I/O Base Address = 376h</td>	012Ah	76h			Secon	id I/O Ba	se Addre	ss (LSB)			Second I/O Base Address = 376h
0130h         EEh         S         P         L         M         IRQ Level         Share=1, Pulse=1, Level=1, Mask=0 IRQ14 is recommended.           0132h         21h         X         RFU         P         RO         A         T         Power Down, Twin Card supported.           0134h         1Bh         CISTPL_CFTABLE_ENTRY         Configuration Table Entry Tuple           0136h         05h         TPL_LINK         Link to next tuple           0138h         03h         I         D         Configuration Index         No Interface Byte, Non Default Entry Configuration Index = 3           013Ah         01h         M         MS         IR         IO         T         P         Has Vcc Info           013Ch         01h         R         DI         PI         AI         SI         HV         LV         NV         Nominal Voltage Only Follows           013Eh         B5h         X         Mantissa         Exponent         Vcc Nominal is 3.3 Volts           0140h         1Eh         Extension           0142h         14h         CISTPL_NO_LINK         No Link Tuple           0144h         00h         TPL_LINK         Link to next tuple	012Ch	03h			Secon	d I/O Bas	se Addre	( - /			
IRQ14 is recommended.   O132h   Z1h   X   RFU   P   RO   A   T   Power Down, Twin Card supported.	012Eh	01h			Sec	ond I/O	Length m	inus 1			Second I/O Range is 2 Byte Length
0134h         1Bh         CISTPL_CFTABLE_ENTRY         Configuration Table Entry Tuple           0136h         05h         TPL_LINK         Link to next tuple           0138h         03h         I         D         Configuration Index         No Interface Byte, Non Default Entry Configuration Index = 3           013Ah         01h         M         MS         IR         IO         T         P         Has Vcc Info           013Ch         01h         R         DI         PI         AI         SI         HV         LV         NV         Nominal Voltage Only Follows           013Eh         B5h         X         Mantissa         Exponent         Vcc Nominal is 3.3 Volts           0140h         1Eh         Extension           0142h         14h         CISTPL_NO_LINK         No Link Tuple           0144h         00h         TPL_LINK         Link to next tuple	0130h	EEh	S	Р	Г	M		IRC	Level		Share=1, Pulse=1, Level=1, Mask=0, IRQ14 is recommended.
0136h         05h         TPL_LINK         Link to next tuple           0138h         03h         I         D         Configuration Index         No Interface Byte, Non Default Entry Configuration Index = 3           013Ah         01h         M         MS         IR         IO         T         P         Has Vcc Info           013Ch         01h         R         DI         PI         AI         SI         HV         LV         NV         Nominal Voltage Only Follows           013Eh         B5h         X         Mantissa         Exponent         Vcc Nominal is 3.3 Volts           0140h         1Eh         Extension           0142h         14h         CISTPL_NO_LINK         No Link Tuple           0144h         00h         TPL_LINK         Link to next tuple	0132h	21h	X	RFU	Р	RO	Α		Т		Power Down, Twin Card supported.
0138h         03h         I         D         Configuration Index         No Interface Byte, Non Default Entry Configuration Index = 3           013Ah         01h         M         MS         IR         IO         T         P         Has Vcc Info           013Ch         01h         R         DI         PI         AI         SI         HV         LV         NV         Nominal Voltage Only Follows           013Eh         B5h         X         Mantissa         Exponent         Vcc Nominal is 3.3 Volts           0140h         1Eh         Extension           0142h         14h         CISTPL_NO_LINK         No Link Tuple           0144h         00h         TPL_LINK         Link to next tuple	0134h	1Bh			CIS.	TPL_CF	TABLE_E	NTRY			Configuration Table Entry Tuple
Configuration Index = 3	0136h	05h				TPL	_LINK				Link to next tuple
013Ah         01h         M         MS         IR         IO         T         P         Has Vcc Info           013Ch         01h         R         DI         PI         AI         SI         HV         LV         NV         Nominal Voltage Only Follows           013Eh         B5h         X         Mantissa         Exponent         Vcc Nominal is 3.3 Volts           0140h         1Eh         Extension         No Link Tuple           0142h         14h         CISTPL_NO_LINK         No Link Tuple           0144h         00h         TPL_LINK         Link to next tuple	0138h	03h	I	D			Configur	ation Ind	ex		No Interface Byte, Non Default Entry, Configuration Index = 3
013Eh         B5h         X         Mantissa         Exponent         Vcc Nominal is 3.3 Volts           0140h         1Eh         Extension           0142h         14h         CISTPL_NO_LINK         No Link Tuple           0144h         00h         TPL_LINK         Link to next tuple	013Ah	01h	М	M	S	IR	10	Т		Р	
013Eh         B5h         X         Mantissa         Exponent         Vcc Nominal is 3.3 Volts           0140h         1Eh         Extension         No Link Tuple           0142h         14h         CISTPL_NO_LINK         No Link Tuple           0144h         00h         TPL_LINK         Link to next tuple	013Ch	01h	R	DI	PI						Nominal Voltage Only Follows
0140h         1Eh         Extension           0142h         14h         CISTPL_NO_LINK         No Link Tuple           0144h         00h         TPL_LINK         Link to next tuple	013Eh	B5h	Х		Man	Mantissa Exponent					
0144h 00h TPL_LINK Link to next tuple	0140h	1Eh					ension				
0144h 00h TPL_LINK Link to next tuple	0142h	14h				CISTPL	_NO_LIN		No Link Tuple		
	0144h	00h				TPL	_LINK		Link to next tuple		
U140N   FFN	0146h	FFh					PL_END				End of List Tuple

#### **ATA Register Specifications**

#### **Data Register**

This register is a 16 bit register which is used to transfer data blocks between the card data buffer and the host. Data may be transferred by either a series of word accesses to the Data register or a series of byte accesses to the Data register.

D15	D14	D13	D12	D11	D10	D9	D8				
	Data Word										
	Odd Data Byte										

D7	D6	D5	D4	D3	D2	D1	D0			
	Data Word									
	Data Byte									

#### **Error Register**

This register contains additional information about the source of an error which has occurred in processing of the preceding command. This register should be checked by the host when ERR bit in the Status register is set. The Error register is a read only register.

D7	D6	D5	D4	D3	D2	D1	D0
BBK	UNC	0	IDNF	0	ABRT	0	AMN F

Field	function
BBK	This bit is set when a Bad Block is detected in requested ID field. Host can not read/write on data area that is marked as a Bad Block.
UNC	This bit is set when Uncorrectable error is occurred at reading the card.
IDNF	The requested sector ID is in error or cannot be found.
ABRT	This bit is set if the command has been aborted because of the card status condition. (Not ready, Write fault, etc.) or when an invalid command has been issued.
AMNF	This bit is set in case of a general error.

#### **Feature Register**

This register is written by the host to provide command specific information to the drive regarding features of the drive which the host wish to utilize. The Feature register is a write only register.

	D7	D6	D5	D4	D3	D2	D1	D0
ĺ				Feature	e byte			

#### **Sector Count Register**

This register is written by the host with the number of sectors or blocks to be processed in the subsequent command. After the command is complete, the host may read this register to obtain the count of sectors left unprocessed by the command.

D7	D6	D5	D4	D3	D2	D1	D0
			Sector	Count			

#### **Sector Number Register**

This register is written by the host with the starting sector number to be used in the subsequent Cylinder-Head-Sector command. After the command is complete, the host may read the final sector number from this register. When logical block addressing is used, this register is written by the host with bit7 to 0 of the starting logical block number and contains bit7 to 0 of the final logical block number after the command is complete.

D7	D6	D5	D4	D3	D2	D1	D0		
	Sector Number								
	Logical Block Number bits A07-A00(LBA Addressing)								

#### Cylinder Low Register

This register is written by the host with the low-order byte of the starting cylinder address to be used in the subsequent Cylinder-Head-Sector command. After the command is complete, the host may read the low-order byte of the final cylinder number from this register. When logical block addressing is used, this register is written by the host with bits15 to 8 of the starting logical block number and contains bits15 to 8 of the final logical block number after the command complete.

D7	D6	D5	D4	D3	D2	D1	D0		
Cylinder Low Byte									
	Logical Block Number bits A15-A08(LBA Addressing)								

#### Cylinder High Register

This register is written by the host with the high-order byte of the starting cylinder address to be used in the subsequent Cylinder-Head-Sector command. After the command is complete, the host may read the high-order byte of the final cylinder number from this register. When logical block addressing is used, this register is written by the host with bits 23 to 16 of the starting logical block number and contains bits23 to 16 of the final logical block number after the command is complete.

D7	D6	D5	D4	D3	D2	D1	D0		
Cylinder High Byte									
	Logical Block Number bits A23-A16(LBA Addressing)								

#### **Drive/Head Register**

The Drive/Head register is used to specify the selected drive of a pair of drives sharing a set of registers.

D7	D6	D5	D4	D3	D2	D1	D0
Х	LBA	X	DRV	HS3	HS2	HS1	HS0
				LBA27	LBA26	LBA25	LBA24

Field	function
Х	Undefined . "0" or "1".
LBA	This bit is "0" for CHS addressing and "1" for Logical Block addressing.
DRV	This bit is number of the drive which the host has selected. When DRV is cleared, Drive0 is selected. When DRV is set, Drive1 is selected. The card is selected to be Drive0 or to be Drive1 using the "Copy" field of the PC Card Socket Copy Register.
HS3-0 LBA27-24	HS3-0 of the head number in CHS addressing or LBA27-24 of the Logical Block Number in LBA addressing.

#### **Status and Alternate Status Registers**

The Status register and the Alternate Status register return the card status when read by the host. Reading the Status register clears a pending interrupt request while reading the Alternate Status register does not. The Status register and the Alternate Status register are read only registers.

D7	D6	D5	D4	D3	D2	D1	D0
BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR

Field	function
BSY	This bit is set when the card internal operation is executing. When this bit is set to "1", other bits in this register are invalid.
DRDY	DRDY indicates whether the card is capable of performing card operations.
DWF	This bit, if set, indicates a write fault has occurred.
DSC	This bit is set when the drive seek complete.
DRQ	This bit is set when the information can be transferred between the host and Data register.
CORR	This bit is set when a correctable data error has been occurred and the data has been corrected.
IDX	This bit is always set to "0".
ERR	This bit is set when the previous command has ended in some type of error. The error information is set in the other Status register bits or Error register. This bit is cleared by the next command.

#### **Command Register**

The Command register contains the command code being sent to the device. Command execution begins immediately after this register is written. The Command register is a write only register.

D7	D6	D5	D4	D3	D2	D1	D0
	·	·	Comn	nand	·	·	

#### **Device Control Register**

This register is used to control the card interrupt request and to issue a soft reset to the card. The Device Control register is a write only register.

D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Χ	Χ	1	SRST	nIEN	0

Field	function
X	don't care.
1	This bit is set to "1".
SRST	This bit is set to "1" in order to force the card to perform a Command Block Reset operation. This does not change the Card Configuration registers as a Hardware Reset does. The card remains in Reset until this bit is reset to "0".
nIEN	This bit is used for enabling IREQ#. When this bit is set to "0", IREQ# is enabled. When this bit is set to "1", IREQ# is disabled.
0	This bit is set to "0".

#### **Drive Address Register**

This register is provided for compatibility with the AT disk drive interface.

D7	D6	D5	D4	D3	D2	D1	D0
Х	nWTG		nHS	33-0		nDS1	nDS0

Field	function
Х	This bit is unknown.
nWTG	This bit is set to "0" when a Flash write operation is in progress, otherwise it is set to "1".
nHS3-0	These bits is the negative value of Head Select bits in Drive/Head register.
nDS1	This bit is set to "0" when Slave drive is active and selected.
nDS0	This bit is set to "0" when Master drive is active and selected.

#### **ATA Command Specifications**

This table summarizes the ATA command set with the paragraphs. Following shows the support commands and command codes which are written in command registers.

Command	Code	FR	SC	SN	CY	DR	HD
Check Power Mode	98h, E5h					У	
Execute Drive Diagnostic	90h					у	
Erase Sector(s)	C0h		У	У	У	У	У
Format Track	50h		У		У	У	У
Identify Drive	ECh					у	
Idle	97h, E3h		у			У	
Idle Immediate	95h, E1h					у	
Initialize Drive Parameters	91h		у			у	у
Read Buffer	E4h					у	
Read Long Sector	22h, 23h			У	у	у	у
Read Multiple	C4h		у	У	у	у	у
Read Sector(s)	20h, 21h		У	У	у	у	у
Read Verify Sector(s)	40h, 41h		У	У	у	у	у
Recalibrate	1xh					у	
Request Sense	03h					у	
Seek	7xh			У	у	у	у
Set Features	EFh	У	У			у	
Set Multiple mode	C6h		У			у	
Set Sleep Mode	99h, E6h					у	
Standby	96h, E2h					у	
Standby Immediate	94h, E0h					у	
Translate Sector	87h		У	У	у	у	у
Wear Level	F5h					у	
Write Buffer	E8h					у	
Write Long Sector	32h, 33h			У	у	у	у
Write Multiple	C5h		у	У	у	у	у
Write Multiple without Erase	CDh		У	У	у	у	у
Write Sector(s)	30h, 31h		у	У	у	у	у
Write Sector without Erase	38h		У	У	у	у	у
Write Verify	3Ch		У	У	у	у	у
CD - Conture Degister		00.0	actor Co	Dani	-4		

FR : Feature Register,
SN : Sector Number Register,
DR Drive bit of Drive/Head Register,
HD : Head No. of Drive/Head Register,
HD : Head No. of Drive/Head Register,

#### Check Power Mode(98h, E5h)

This command checks the power mode.

#### **Execute Drive Diagnostic(90h)**

This command performs the internal diagnostic tests implemented by the card.

#### Erase Sector(s)(C0h)

This command is used to pre-erase and condition data sectors in advance of a Write without Erase or Write Multiple without Erase command.

#### Format Track(50h)

This command writes the desired head and cylinder of the selected drive with a FFh pattern.

#### Identify Drive(ECh)

This command enables the host to receive parameter information from the card. (Refer to the Identify Drive Information table.)

#### Idle(97h, E3h)

This command causes the card to set BSY, enter the Idle mode, clear BSY and generate an interrupt. If the sector count is non-zero, the automatic power down mode is enabled. If the sector count is zero, the automatic power down mode is disabled.

#### Idle Immediate(95h, E1h)

This command causes the card to set BSY, enter the idle mode, clear BSY and generate an interrupt.

#### Initialize Drive Parameters(91h)

This command allows the host to alter the number of sectors per track and the number of heads per cylinder.

#### Read Buffer(E4h)

This command enables the host to read the current contents of the card's sector buffer.

#### Read Long Sector(22h, 23h)

This command is similar to the Read Sector(s) command except the contents of the Sector Count register are ignored and only one sector is read. The 512 data bytes and 4 ECC bytes are read into the buffer(with no ECC correction) and then transferred to the host.

#### Read Multiple(C4h)

This command performs similarly to the Read Sector(s) command. Interrupt are not generated on each sector, but on the transfer of a block which contains the number of sectors defined by a Set Multiple command.

#### Read Sector(s)(20h, 21h)

This command transfers data from the card to the host. Data transfer starts at the sector specified by the Cylinder, Head, and Sector Number registers, and proceeds for the number of sectors specified in the Sector Count register.

#### Read Verify Sector(s)(40h, 41h)

This command is identical to the Read Sector(s) command, except that DRQ is not asserted, and no data is transferred to the host.

#### Recalibrate(1xh)

Although this command is supported for backward compatibility, it has no actual function. The card will always return good status at the completion of this command.

#### Request Sense(03h)

This command requests extended error information for the previous command.

#### Seek(7xh)

This command is supported for backward compatibility. Although this command has no actual function, it does perform a range check of valid track, and posts an IDNF error if the Head or Cylinder specified are out of bounds.

#### Set Features(EFh)

This command is used by the host to establish or select certain features.

#### Set Multiple Mode(C6h)

This command enables the card to perform Read and Write Multiple operations and establishes the block count for these commands. This card supports 1 sector block size.

#### Set Sleep Mode(99h, E6h)

This command causes the card to set BSY, enter the Sleep mode, clear BSY and generate an interrupt.



#### Standby(96h, E2h)

This command causes the card to set BSY, enter the Standby mode, clear BSY and generate an interrupt.

#### Standby Immediate(94h, E0h)

This command causes the card to set BSY, enter the Standby mode, clear BSY and generate an interrupt.

#### **Translate Sector(87h)**

This command allows the host to know the number of times an user sector has been erased and programmed. This card doesn't support the Hot Count value.

#### Wear Leveling(F5h)

Although this command is supported for backward compatibility, it has no actual function. The card will always return good status at the completion of this command.

#### Write Buffer(E8h)

This command enables the host to overwrite contents of the card's sector buffer with any data pattern desired. This command has the same protocol as the Write Sector(s) command and transfers 512 bytes.

#### Write Long Sector(32h, 33h)

This command is similar to the Write Sector(s) except the contents of the Sector Count register are ignored and only one sector is written. The 512 data bytes and 4 ECC bytes are transferred from the host and then written from the buffer to the flash.

#### Write Multiple(C5h)

This command is similar to the Write Sector(s) command. Interrupts are not presented on each sector, but on the transfer of a block which contains the number of sectors defined by Set Multiple command.

#### Write Multiple without Erase(CDh)

This command is similar to the Write Multiple command. The sectors should be pre-erased with the Erase Sector command before this command is issued. If the sector is not pre-erased, Write Multiple command operation will occur.

#### Write Sector(s)(30h, 31h)

This command transfers data from the host to the card. Data transfer starts at the sector specified by the Cylinder, Head, and Sector Number registers, and proceeds for the number of sectors specified in the Sector Count register.

#### Write Sector without Erase(CDh)

This command is similar to the Write Sector(s) command. The sectors should be pre-erased with the Erase Sector command before this command is issued. If the sector is not pre-erased, Write Sector command operation will occur.

#### Write Verify(3Ch)

This command is similar to the Write Sector(s) command, except each sector is verified immediately after being written.

**Identify Drive Information** 

Word Address	Data			Description
0	848Ah	Genera	al confi	guration bit-significant information
		15	1	Non-rotating disk drive
		14	0	Format speed tolerance gap not required
		13	0	Track offset option not available
		12	0	Data strobe offset option not available
		11	0	Rotational speed tolerance is < 0.5%
		10	1	Disk transfer rate > 10Mbs
		9	0	10Mbs <= Disk transfer rate > 5Mbs
		8	0	Disk transfer rate <= 5Mbs
		7	1	Removable cartridge drive
		6	0	Not a fixed drive
		5	0	Spindle motor control option not implemented
		4	0	Head switch time > 15us
		3	1	Not MFM encoded
		2	0	Not soft sectored
		1	1	Hard sectored
		0	0	Reserved
1	xxxxh	Numbe		
2	0000h	Reserv		
3	000xh	Numbe		eads
4	0000h			formatted bytes per track
5	0200h			formatted bytes per sector
6	0020h			ctors per track
7-8	xxxxh, xxxxh			ctors per card (word 7 = MSW, word 8 = LSW)
9	0000h	Reserv		ciors per cara (word 7 = MOVV, word 0 = LOVV)
10-19	2020h	Reserv		
20	0001h			ingle ported, single-sector, w/o read cache
21	0001h			512 byte increments
22	0004h			sed on Read and Write Long command
23-26	xxxxh			sion, 8 ASCII characters
27-46	xxxxh			r, 40 ASCII characters.
47	0001h			ck Count=1 for Read/write Multiple commands
48	0000h			m doubleword I/O
49	0200h			BA supported, DMA not supported
50	0000h	Reserv		EDA Supported, DIMA not supported
51	0200h			cle timing mode 2
52	0000h			not supported
53	0003h			64-70 are valid
54	xxxxh			urrent Cylinders
55	xxxxh			irrent Heads
56	xxxxh			irrent Sectors per Track
57	xxxxh			urrent Capacity in Sectors
58	xxxxh			Current Capacity in Sectors
59	010xh			ng for Block Count for R/W Multiple commands
60	xxxxh			tal number of user addressable LBA mode
61	xxxxh			otal number of user addressable LBA mode
62-63	0000h	Reserv		Mai mamber of user addressable LDA mode
64	0000h			O Modes supported(Mode 3,4)
65	0003fi 0000h	Reserv		J Modes Supported(Mode 3,4)
66	0000h	Reserv		transfer evals time with out flow control/240-5
67	00F0h			transfer cycle time with out flow control(240ns)
68	0078h			transfer cycle time with IORDY(120ns)
69-255	0000h	Reserv	ea	



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		-0.3~6.2	V
Vi	Input voltage	With respect to GND	-0.3~V <sub>CC</sub> +0.3	V
Vo	Output voltage		-0.3~V <sub>CC</sub> +0.3	V
$P_d$	Power dissipation	T <sub>a</sub> = 25 °C	1.2	W
T <sub>opr</sub>	Operating temperature		0~60	°C
T <sub>stg</sub>	Storage temperature		-10~80	°C

#### **RECOMMENDED OPERATING CONDITIONS**

		Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>CC</sub> (5V)	V <sub>CC</sub> Supply voltage	4.5	5.0	5.5	V
V <sub>CC</sub> (3.3V)	V <sub>CC</sub> Supply voltage	3.135	3.3	3.465	V
GND	System ground		0		V
$V_{IH}$	High input voltage	0.7V <sub>CC</sub>		Vcc	V
$V_{IL}$	Low input voltage	0		0.8	V

#### DC ELECTRICAL CHARACTERISTICS (Ta=0~60°C, VCC=5V±10% or VCC=3.3V±5%, unless otherwise noted)

						Liı	nits			
Symbol	Parameter	Test Condi	tion	Mir			/p.	Ma		Unit
				3.135V	4.5V	3.3V	5.0V	3.465V	5.5V	
V <sub>OH</sub>	High output voltage	I <sub>OH</sub> =3mA (3.135V) 4mA (4.5V)	READY, INPACK# , BVD1, BVD2	0.8V <sub>CC</sub>				-		V
		I <sub>OH</sub> =6mA (3.135V) 8mA (4.5V)	the other outputs							
V <sub>OL</sub>	Low output voltage	I <sub>OL</sub> =-3mA (3.135V) -4mA (4.5V)	READY, INPACK# , BVD1, BVD2	-				0.4	4	V
		I <sub>OL</sub> =-6mA (3.135V) -8mA (4.5V)	the other outputs							
l <sub>OZ</sub>	Output current in off state	CE1# = CE2# = V <sub>IH</sub>	D15-D0	-				±1	0	μA
I <sub>CCR</sub>	Active supply current (Read)	Output open				80	85	110	130	mA
Iccw	Active supply current (Write)		64MB Others			95 100	100 105	150 155	155 160	mA
Iccs	Standby current (Auto power down)	CE1# = CE2# = V <sub>IH</sub> D15-D0 = GND				0.8	1.2	3.0	4.0	mA

DC ELECTRICAL CHARACTERISTICS(Continued)

						Limits			
Symbol	Parameter	Test (	Condition	Mi	n.	Тур.	Max	х.	Unit
				3.135V	4.5V		3.465V	5.5V	
I <sub>IН</sub>	High input current	V <sub>IN</sub> =V <sub>CC</sub>	CE1#,CE2#, OE#,WE#, IORD#,IOWR#, REG#, CSEL, A10-A0, RESET, BVD1,BVD2, D15-D0	-1	0		+1	0	μА
I <sub>IL</sub>	Low input current	V <sub>IN</sub> =GND PC card mode	CE1#,CE2#, OE#,WE#, REG#, IORD#,IOWR#	-10	-30		-40	-100	
			CSEL	-10	-10		+10	+10	
			RESET	-10	-30		-40	-100	
			A10-A0, D15-D0	-1	0		+1	0	μA
		V <sub>IN</sub> =GND	CE1#,CE2#, IORD#,IOWR#, A10-A0	-1	0		+1	0	
		IDE mode	RESET	-10	-30		-40	-100	
			D15-D0	-1	0		+1	0	1
			OE#,WE#, REG#, BVD1,BVD2	-10	-30		-40	-100	
			CSEL	-10	-10		-20	-50	]

#### **CAPACITANCE**

				Limits		
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Сі	Input capacitance	VI=GND, VI=25mVrms, f=1 MHz, Ta=25°C			45	pF
Со	Output capacitance	Vo=GND, Vo=25mVrms, f=1 MHz, Ta=25°C			45	

Note: These parameters are not 100% tested.

#### **AC ELECTRICAL CHARACTERISTICS**

#### **MEMORY TIMING**

Read Cycle[Attribute] (Ta=0~60°C, VCC=5V±10% or VCC=3.3V±5% unless otherwise noted)

			Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
tcR	Read cycle time	300			ns
ta(A)	Address access time			300	ns
ta(CE)	Card enable access time			300	ns
ta(OE)	Output enable access time			150	ns
tdis(CE)	Output disable time (from CE)			100	ns
tdis(OE)	Output disable time (from OE)			100	ns
ten(CE)	Output enable time (from CE)	5			ns
ten(OE)	Output enable time (from OE)	5			ns
tV(A)	Data valid time (after address change)	0			ns


Read Cycle[Common] (Ta=0~60°C, VCC=5V±10% or VCC=3.3V±5% unless otherwise noted)

		Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit
tcR	Read cycle time	250			ns
ta(A)	Address access time			250	ns
ta(CE)	Card enable access time			250	ns
ta(OE)	Output enable access time			125	ns
tdis(CE)	Output disable time (from CE)			100	ns
tdis(OE)	Output disable time (from OE)			100	ns
ten(CE)	Output enable time (from CE)	5			ns
ten(OE)	Output enable time (from OE)	5			ns
tV(A)	Data valid time after address change	0			ns


#### Write Cycle[Attribute and Common] (Ta=0~60°C, VCC=5V±10% or VCC=3.3V±5% unless otherwise noted)

		Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit
tcW	Write cycle time	250			ns
tw(WE)	Write pulse width	150			ns
tsu(A)	Address setup time	30			ns
tsu(A-WEH)	Address setup time with respect to WE high	180			ns
tsu(CE-WEH)	Card enable setup time with respect to WE high	180			ns
tsu(D-WEH)	Data setup time with respect to WE high	80			ns
th(D)	Data hold time	30			ns
trec(WE)	Write recovery time	30			ns
tdis(WE)	Output disable time (from WE)			100	ns
tdis(OE)	Output disable time (from OE)			100	ns
ten(WE)	Output enable time (from WE)	5			ns
ten(OE)	Output enable time (from OE)	5			ns
tsu(OE-WE)	OE set up time with respect to WE low	10			ns
th(OE-WE)	OE hold time with respect to WE high	10			ns

### MEMORY TIMING DIAGRAM Read Cycle



#### **Write Cycle**



I/O READ (INPUT) TIMING

		Limit		
Symbol	Parameter	Min	Max	Unit
td(IORD)	Data Delay after IORD#		100	ns
th(IORD)	Data Hold following IORD#	0		ns
tw(IORD)	IORD# Width Time	165		ns
tsuA(IORD)	Address Setup before IORD#	70		ns
thA(IORD)	Address Hold following IORD#	20		ns
tsuCE(IORD)	CE# Setup before IORD#	5		ns
thCE(IORD)	CE# Hold following IORD#	20		ns
tsuREG(IORD)	REG# Setup before IORD#	5		ns
thREG(IORD)	REG# Hold following IORD#	0		ns
tdfINPACK(IORD)	INPACK# Delay Falling from IORD#	0	45	ns
tdrINPACK(IORD)	INPACK# Delay Rising from IORD#		45	ns
tdfIOIS16(ADR)	IOIS16# Delay Falling from Address		35	ns
tdrIOIS16(ADR)	IOIS16# Delay Rising from Address		35	ns


The maximum load on INPACK# and IOIS16# are 1 LSTTL with 50 pF total load.

#### I/O WRITE (OUTPUT) TIMING


		Limit		
Symbol	Parameter	Min	Max	Unit
tsu(IOWR)	Data Setup before IOWR#	60		ns
th(IOWR)	Data Hold following IOWR#	30		ns
tw(IOWR)	IOWR# Width Time	165		ns
tsuA(IOWR)	Address Setup before IOWR#	70		ns
thA(IOWR)	Address Hold following IOWR#	20		ns
tsuCE(IOWR)	CE# Setup before IOWR#	5		ns
thCE(IOWR)	CE# Hold following IOWR#	20		ns
tsuREG(IOWR)	REG# Setup before IOWR#	5		ns
thREG(IOWR)	REG# Hold following IOWR#	0		ns
tdfIOIS16(ADR)	IOIS16# Delay Falling from Address		35	ns
tdrlOIS16(ADR)	IOIS16# Delay Rising from Address		35	ns

The maximum load on INPACK# and IOIS16# are 1 LSTTL with 50 pF total load.

#### I/O READ (INPUT) TIMING DIAGRAM



#### I/O WRITE (OUTPUT) TIMING DIAGRAM



IDE ATA TIMING
IDE ATA I/O READ (INPUT) TIMING

		Limit		
Symbol	Parameter	Min	Max	Unit
td(IORD)	Data Delay after IORD#		50	ns
th(IORD)	Data Hold following IORD#	5		ns
tw(IORD)	IORD# Width Time	70		ns
tsuA(IORD)	Address Setup before IORD#	25		ns
thA(IORD)	Address Hold following IORD#	10		ns
tsuCS(IORD)	CS# Setup before IORD#	5		ns
thCS(IORD)	CS# Hold following IORD#	10		ns
tdfIOCS16(ADR)	IOCS16# Delay Falling from Address		35	ns
tdrIOCS16(ADR)	IOCS16# Delay Rising from Address		35	ns


The maximum load on IOCS16# are 1 LSTTL with 50 pF total load.

#### IDE ATA I/O WRITE (OUTPUT) TIMING


		Limit		
Symbol	Parameter	Min	Max	Unit
tsu(IOWR)	Data Setup before IOWR#	20		ns
th(IOWR)	Data Hold following IOWR#	10		ns
tw(IOWR)	IOWR# Width Time	70		ns
tsuA(IOWR)	Address Setup before IOWR#	25		ns
thA(IOWR)	Address Hold following IOWR#	10		ns
tsuCS(IOWR)	CS# Setup before IOWR#	5		ns
thCS(IOWR)	CS# Hold following IOWR#	10		ns
tdfIOCS16(ADR)	IOCS16# Delay Falling from Address		35	ns
tdrIOCS16(ADR)	IOCS16# Delay Rising from Address		35	ns

The maximum load on IOCS16# are 1 LSTTL with 50 pF total load.

#### IDE ATA I/O READ (INPUT) TIMING DIAGRAM




#### IDE ATA I/O WRITE (OUTPUT) TIMING DIAGRAM



#### **RECOMMENDED POWER UP/DOWN CONDITIONS** (Ta=0~60°C, unless otherwise noted)

			Limits			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		0V≤ VCC <2V	0		VCC	V
Vi(CE)	CE input voltage	2V≤ VCC <v<sub>IH</v<sub>	VCC-0.1	VCC	VCC+0.1	V
		$V_{IH} \leq VCC$	V <sub>IH</sub>		VCC+0.1	V
tsu(Vcc)	CE setup time		20			ms
tsu(RESET)	RESET setup time		20			ms
trec(Vcc)	CE recover time		1			μs
tpr	Vcc rising time	10%→90% of Vcc	0.1		100	ms
tpf	VCC falling time	90% of Vcc→10%	3		300	ms
tw(RESET)	RESET width		10			μs
th(Hi-zRESET)			1			ms
ts(Hi-zRESET)			0			ms

#### **POWER UP/DOWN TIMING DIAGRAM**



#### Keep safty first in your circuit designs!

•Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- •These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- •Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- •All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
- Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com/).
- •When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein
- •Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- •The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- •If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- •Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

