

# 128K x 16 Static RAM

#### **Features**

- High Speed
  - 55 ns and 70 ns availability
- · Low voltage range:
  - CY62137CV18: 1.65V-1.95V
- Pin Compatible w/ CY62137V18/BV18
- · Ultra-low active power
  - Typical Active Current: 0.5 mA @ f = 1 MHz
  - Typical Active Current: 1.5 mA @ f = f<sub>max</sub> (70 ns speed)
- Low standby power
- Easy memory expansion with CE and OE features
- Automatic power-down when deselected
- CMOS for optimum speed/power

### **Functional Description**


The CY62137CV18 is a high-performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL™) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces

power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected ( $\overline{\text{CE}}$  HIGH or both  $\overline{\text{BLE}}$  and  $\overline{\text{BHE}}$  are HIGH). The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state when: deselected ( $\overline{\text{CE}}$  HIGH), outputs are disabled ( $\overline{\text{OE}}$  HIGH), both  $\overline{\text{Byte}}$  High Enable and  $\overline{\text{Byte}}$  Low Enable are disabled ( $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW, and  $\overline{\text{WE}}$  LOW).

Writing to the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_{16}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  through A $_{16}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the <u>add</u>ress pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table at the back of this data sheet for a complete description of read and write modes.

The CY62137CV18 is available in a 48-ball FBGA package.




MoBL, MoBL2, and More Battery Life are trademarks of Cypress Semiconductor Corporation.



# Pin Configuration<sup>[1, 2]</sup>





# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......-55°C to +125°C Supply Voltage to Ground Potential .....-0.2V to +2.4V

DC Voltage Applied to Outputs in High Z State <sup>[3]</sup>	–0.2V to V <sub>CC</sub> + 0.2V
DC Input Voltage <sup>[3]</sup>	–0.2V to V <sub>CC</sub> + 0.2V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

### **Operating Range**

Device	Range	Ambient Temperature	V <sub>CC</sub>
CY62137CV18	Industrial	−40°C to +85°C	1.65V to 1.95V

### **Product Portfolio**

						Power Dissipation (Indust				
					Operating (I <sub>CC</sub> )					
	V <sub>CC</sub> Range				f = 1	MHz	f =	f <sub>max</sub>	Standby	(I <sub>SB2</sub> )
Product	V <sub>CC(min.)</sub>	V <sub>CC(typ.)</sub> <sup>[4]</sup>	V <sub>CC(max.)</sub>	Speed	Typ. <sup>[4]</sup>	Max.	<b>Typ.</b> <sup>[4]</sup>	Max.	Typ. <sup>[4]</sup>	Max.
CY62137CV18	1.65V	1.80V	1.95V	55 ns	0.5 mA	2 mA	2 mA	7 mA	1 μΑ	8 μΑ
				70 ns	0.5 mA	2 mA	1.5 mA	6 mA		

- NC pins are not connected to the die. E3 (DNU) can be left as NC or  $V_{SS}$  to ensure proper application.  $V_{IL}(min) = -2.0V$  for pulse durations less than 20 ns.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25^{\circ}C$ .



# **Electrical Characteristics** Over the Operating Range

						18-55	CY	52137CV	18-70	
Parameter	Description	Test Cond	Test Conditions		Typ. <sup>[4]</sup>	Max.	Min.	Typ. <sup>[4]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$	$V_{CC} = 1.65V$	1.4			1.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 1.65V			0.2			0.2	V
V <sub>IH</sub>	Input HIGH Voltage					V <sub>CC</sub> + 0.2V	1.4		V <sub>CC</sub> + 0.2V	V
V <sub>IL</sub>	Input LOW Voltage			-0.2		0.4	-0.2		0.4	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$	-1		+1	-1		+1	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{O}} \leq \text{V}_{\text{CC}}, \\ \text{abled} \end{array}$	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , Output Disabled			+1	-1		+1	μА
	V <sub>CC</sub> Operating Supply	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 1.95V$		2	7		1.5	6	mA
Icc	Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels		0.5	2		0.5	2	mA
I <sub>SB1</sub>	Automatic CE Power-Down Cur- rent— CMOS Inputs	$\label{eq:control_control_control} \begin{split} \overline{CE} & \geq V_{CC} - 0.2V, \\ V_{IN} & \geq V_{CC} - 0.2V,  V_{IN} \leq 0.2V \\ f & = f_{MAX} \underbrace{(Address \ and \ Data \ Only)}_{F}, \\ f & = 0 \ (OE, \ WE, \ BHE, \ and \ BLE) \end{split}$			1	8		1	8	μА
I <sub>SB2</sub>	Automatic CE Power-Down Cur- rent— CMOS Inputs	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.2V$ $V_{\text{IN}} \ge V_{\text{CC}} - 0.2V$ $f = 0, V_{\text{CC}} = 1.95V$								

# Capacitance<sup>[5]</sup>

Parameter	Description	Max.	Unit	
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

### **Thermal Resistance**

Description	Test Conditions	Symbol	BGA	Unit
Thermal Resistance (Junction to Ambient) <sup>[5]</sup>	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	$\Theta_{JA}$	55	°C/W
Thermal Resistance (Junction to Case) <sup>[5]</sup>		$\Theta_{\sf JC}$	16	°C/W


### Note:

Document #: 38-05017 Rev. \*B Page 3 of 11

<sup>5.</sup> Tested initially and after any design or process changes that may affect these parameters.



### **AC Test Loads and Waveforms**




THÉVENIN EQUIVALENT Equivalent to: OUTPUT •

Parameters	1.8V	UNIT
R1	13500	Ohms
R2	10800	Ohms
R <sub>TH</sub>	6000	Ohms
V <sub>TH</sub>	0.80	Volts

# Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. <sup>[4]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.0		1.95	V
I <sub>CCDR</sub>	Data Retention Current	$\begin{split} &\frac{V_{CC}=1.0V}{CE \geq V_{CC}-0.2V}, \\ &V_{IN} \geq V_{CC}-0.2V \text{ or } V_{IN} \leq 0.2V \end{split}$		0.5	5	μΑ
t <sub>CDR</sub> <sup>[5]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[6]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

# Data Retention Waveform<sup>[7]</sup>



- Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.
   BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



# Switching Characteristics Over the Operating Range<sup>[8]</sup>

		55	i ns	70	) ns	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLE	•		•	•		
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[9]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[9, 10]</sup>		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[9]</sup>	5		10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[9, 10]</sup>		20		25	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		55		70	ns
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid		55		70	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[9]</sup>	5		5		ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High Z <sup>[9, 10]</sup>		20		25	ns
WRITE CYCLE	11]					
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE LOW to Write End	40		60		ns
t <sub>AW</sub>	Address Set-Up to Write End	40		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	40		50		ns
t <sub>BW</sub>	BLE/BHE LOW to Write End	40		60		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[9, 10]</sup>		20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[9]</sup>	5		10		ns


Test conditions assume signal transition time of 5 ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance.
 At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZDE</sub> is less than t<sub>LZOE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
 t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZDE</sub> and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
 The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>. BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.



# **Switching Waveforms**

# Read Cycle No. 1(Address Transition Controlled)<sup>[12, 13]</sup> $t_{RC}$ **ADDRESS** toha DATA OUT PREVIOUS DATA VALID DATA VALID


# Read Cycle No. 2 (OE Controlled)<sup>[13, 14]</sup>




- Device is continuously selected. OE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>.
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE, BHE, BLE, transition LOW.



# **Switching Waveforms**






- 15. Data I/O is high impedance if OE = V<sub>IH</sub>.
  16. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
  17. During this period, the I/Os are in output state and input signals should not be applied.




# **Switching Waveforms**

# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[16]}$




# Write Cycle No. 4 ( $\overline{BHE}/\overline{BLE}$ Controlled, $\overline{OE}$ LOW) $^{[16]}$






# **Typical DC and AC Characteristics**

(Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub> Typ, T<sub>A</sub> = 25°C.)





# **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Х	Х	Х	Н	Н	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out (I/O <sub>O</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>O</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

Document #: 38-05017 Rev. \*B





# **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62137CV18LL-70BAI	BA48A	48-Ball Fine Pitch BGA	Industrial
55	CY62137CV18LL-55BAI			

### **Package Diagram**

### 48-Ball (7.00 mm x 7.00 mm x 1.20 mm) Fine Pitch BGA BA48A







 $-7.00\pm0.20$ 

51-85096-A



	Document Title: CY62137CV18 MoBL2™, 128K x 16 Static RAM Document Number: 38-05017									
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change						
**	106265	5/7/01	HRT/MGN	New Data Sheet						
*A	108941	108941 08/24/01 MGN From Preliminary to Final								
*B	110572	11/02/01	MGN	Format standardization. Improved Typical Icc @ f = 1 MHz for 55 ns & 70 ns and Max Icc @ f = $f_{MAX}$ for 70 ns. Improved Typical and Max I <sub>CCDR</sub> .						