



# Dual Direct Rambus™ Clock Generator

## Features


- Differential clock source for Direct Rambus™ memory subsystem for up to 1.6-Gb/s serial data transfer rate
- Provide synchronization flexibility: the Rambus® Channel can optionally be synchronous to an external system or processor clock
- Power managed output allows Rambus Channel clock to be turned off to minimize power consumption for mobile applications
- Works with Cypress CY2210-2, CY2210-3, CY2215, W133, W158, W159, W161, and W167B to support Intel® architecture platforms
- Low-power CMOS design packaged in a 28-pin, 173-mil TSSOP package

## Overview

The Cypress W234 provides dual channel differential clock signals for a Direct Rambus memory subsystem. It includes signals to synchronize the Direct Rambus Channel clock to an external system clock but can also be used in systems that do not require synchronization of the Rambus clock.

## Key Specifications

Supply Voltage:.....  $V_{DD} = 3.3V \pm 0.165V$   
 Operating Temperature:.....  $0^{\circ}C$  to  $+70^{\circ}C$   
 Input Threshold: ..... 1.5V typical  
 Maximum Input Voltage: .....  $V_{DD} + 0.5V$   
 Maximum Input Frequency: ..... 100 MHz  
 Output Duty Cycle: ..... 40/60% worst case  
 Output Type: ..... Rambus signaling level (RSL)



Direct Rambus is a trademark and Rambus is a registered trademark of Rambus Inc.  
 Intel is a registered trademark of Intel Corporation.

**Pin Definitions**

Pin Name	Pin No.	Pin Type	Pin Description																																													
REFCLK	2	I	<b>Reference Clock Input:</b> Reference clock input, normally supplied by a system frequency synthesizer (Cypress W133).																																													
PCLKM0:1	5, 10	I	<b>Phase Detector Input 0:1:</b> The phase difference between this signal and SYNCLKN is used to synchronize the Rambus Channel Clock with the system clock. Both PCLKM and SYNCLKN are provided by the Gear Ratio Logic in the memory controller. If the Gear Ratio Logic is not used, this pin would be connected to ground.																																													
SYNCLKN0:1	4, 9	I	<b>Phase Detector Input 0:1:</b> The phase difference between this signal and PCLKM is used to synchronize the Rambus Channel Clock with the system clock. Both PCLKM and SYNCLKN are provided by the Gear Ratio Logic in the memory controller. If the Gear Ratio Logic is not used, this pin would be connected to ground.																																													
STOP#	13	I	<b>Clock Output Enable:</b> When this input is driven to active LOW, it disables the differential Rambus Channel clocks.																																													
PWR_DWN#	14	I	<b>Active LOW Power-Down:</b> When this input is driven to active LOW, it disables the differential Rambus Channel clocks and places the W234 in Power-Down mode.																																													
MULT 0:2	17, 16, 15	I	<p><b>PLL Multiplier Select:</b> These inputs select the PLL prescaler and feedback dividers to determine the multiply ratio for the PLL for the input REFCLK.</p> <table border="1"> <thead> <tr> <th>MULT0</th> <th>MULT1</th> <th>MULT2</th> <th>A</th> <th>B</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>4</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>9</td> <td>2</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>6</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>TBD</td> <td>TBD</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>8</td> <td>3</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>16</td> <td>3</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>8</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>TBD</td> <td>TBD</td> </tr> </tbody> </table>	MULT0	MULT1	MULT2	A	B	0	0	0	4	1	0	0	1	9	2	0	1	0	6	1	0	1	1	TBD	TBD	1	0	0	8	3	1	0	1	16	3	1	1	0	8	1	1	1	1	TBD	TBD
MULT0	MULT1	MULT2	A	B																																												
0	0	0	4	1																																												
0	0	1	9	2																																												
0	1	0	6	1																																												
0	1	1	TBD	TBD																																												
1	0	0	8	3																																												
1	0	1	16	3																																												
1	1	0	8	1																																												
1	1	1	TBD	TBD																																												
CLK0, CLK0#, CLK1, CLK1#	23, 24, 20, 19	O	<b>Complementary Output Clock:</b> Differential Rambus Channel clock outputs.																																													
S0, S1, S2	28, 27, 26	I	<p><b>Mode Control Input:</b> These inputs control the operating mode of the W234.</p> <table border="1"> <thead> <tr> <th>S0</th> <th>S1</th> <th>S2</th> <th>MODE</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Normal</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Bypass</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Test</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Vendor Test A</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Vendor Test B</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Reserved</td> </tr> <tr> <td>0</td> <td>1</td> <td>X</td> <td>Output Test (OE)</td> </tr> </tbody> </table>	S0	S1	S2	MODE	0	0	0	Normal	1	0	0	Bypass	1	1	0	Test	0	0	1	Vendor Test A	1	0	1	Vendor Test B	1	1	1	Reserved	0	1	X	Output Test (OE)													
S0	S1	S2	MODE																																													
0	0	0	Normal																																													
1	0	0	Bypass																																													
1	1	0	Test																																													
0	0	1	Vendor Test A																																													
1	0	1	Vendor Test B																																													
1	1	1	Reserved																																													
0	1	X	Output Test (OE)																																													
VDDIR	1	RefV	<b>Reference for Refclk:</b> Voltage reference for input reference clock.																																													
VDDIPD	12	RefV	<b>Reference for Phase Detector:</b> Voltage reference for phase detector inputs and STOP#.																																													
VDD	3, 7, 11, 21, 22	P	<b>Power Connection:</b> Power supply for core logic and output buffers. Connected to 3.3V supply.																																													
GND	6, 8, 18, 25	G	<b>Ground Connection:</b> Connect all ground pins to the common system ground plane.																																													




Figure 1. DDLL System Architecture

**DDLL System Architecture and Gear Ratio Logic**

Figure 1 shows the Distributed Delay Lock Loop (DDLL) system architecture, including the main system clock source, the Direct Rambus clock generator (DRCG), and the core logic that contains the Rambus Access Cell (RAC), the Rambus Memory Controller (RMC), and the Gear Ratio Logic. (This diagram abstractly represents the differential clocks as a single Busclk wire.)

The purpose of the DDLL is to frequency-lock and phase-align the core logic and Rambus clocks (PCLK and SYNCLK) at the RMC/RAC boundary in order to allow data transfers without incurring additional latency. In the DDLL architecture, a PLL is used to generate the desired Busclk frequency, while a distributed loop forms a DLL to align the phase of Pclk and Synclk at the RMC/RAC boundary.

The main clock source drives the system clock (Pclk) to the core logic, and also drives the reference clock (Refclk) to the DRCG. For typical Intel architecture platforms, Refclk will be half the CPU front side bus frequency. A PLL inside the DRCG multiplies Refclk to generate the desired frequency for Busclk, and Busclk is driven through a terminated transmission line (Rambus Channel). At the mid-point of the channel, the RAC senses Busclk using its own DLL for clock alignment, followed by a fixed divide-by-4 that generates Synclk.

Pclk is the clock used in the memory controller (RMC) in the core logic, and Synclk is the clock used at the core logic inter-

face of the RAC. The DDLL together with the Gear Ratio Logic enables users to exchange data directly from the Pclk domain to the Synclk domain without incurring additional latency for synchronization. In general, Pclk and Synclk can be of different frequencies, so the Gear Ratio Logic must select the appropriate M and N dividers such that the frequencies of Pclk/M and Synclk/N are equal. In one interesting example, Pclk=133 MHz, Synclk=100 MHz, and M=4 while N=3, giving Pclk/M=Synclk/N=33 MHz. This example of the clock waveforms with the Gear Ratio Logic is shown in Figure 2.

The output clocks from the Gear Ratio Logic, Pclk/M, and Synclk/N, are output from the core logic and routed to the DRCG Phase Detector (φ<sub>D</sub>) inputs. The routing of Pclk/M and Synclk/N must be matched in the core logic as well as on the board.

After comparing the phase of Pclk/M vs. Synclk/N, the DRCG Phase Detector (φ<sub>D</sub>) drives a phase aligner that adjusts the phase of the DRCG output clock, Busclk. Since everything else in the distributed loop is fixed delay, adjusting Busclk adjusts the phase of Synclk and thus the phase of Synclk/N. In this manner the distributed loop adjusts the phase of Synclk/N to match that of Pclk/M, nulling the phase error at the input of the DRCG Phase Detector (φ<sub>D</sub>). When the clocks are aligned, data can be exchanged directly from the Pclk domain to the Synclk domain.





Figure 2. Gear Ratio Timing Diagram



**Figure 3. DDLL Including Details of DRCG**

### Phase Detector Signals

The DRCG Phase Detector ( $\phi_D$ ) receives two inputs from the core logic, PCLKM (Pclk/M) and SYNCLKN (Synclk/N). The M and N dividers in the core logic are chosen so that the frequencies of PCLKM and SYNCLKN are identical. The Phase Detector ( $\phi_D$ ) detects the phase difference between the two input clocks, and drives the DRCG Phase Aligner to null the input phase error through the distributed loop. When the loop is locked, the input phase error between PCLKM and SYNCLKN is within the specification  $t_{ERR,PD}$  given in *Table 13* after the lock time given in the State Transition Section.

The Phase Detector ( $\phi_D$ ) aligns the rising edge of PCLKM to the rising edge of SYNCLKN. The duty cycle of the phase detector input clocks will be within the specification  $DC_{IN,PD}$  given in *Table 12*. Because the duty cycles of the two phase detector input clocks will not necessarily be identical, the falling edges of PCLKM and SYNCLKN may not be aligned when the rising edges are aligned.

The voltage levels of the PCLKM and SYNCLKN signals are determined by the controller. The pin VDDIPD is used as the voltage reference for the phase detector inputs and should be connected to the output voltage supply of the controller. In some applications, the DRCG PLL output clock will be used directly, by bypassing the Phase Aligner. If PCLKM and SYNCLKN are not used, those inputs must be grounded.

### Selection Logic

*Table 1* shows the logic for selecting the PLL prescaler and feedback dividers to determine the multiply ratio for the PLL from the input Refclk. Divider A sets the feedback and divider B sets the prescaler, so the PLL output clock frequency is set by:  $PLLCLK = Refclk * A/B$ .

**Table 1. PLL Divider Selection**

MULT0	MULT1	MULT2	A	B
0	0	0	4	1
0	0	1	9	2
0	1	0	6	1
0	1	1	TBD	
1	0	0	8	3
1	0	1	16	3
1	1	0	8	1
1	1	1	TBD	

*Table 2* shows the logic for enabling the clock outputs, using the STOP# input signal. When STOP# is HIGH, the DRCG is in its normal mode, and CLK and CLK# are complementary outputs following the Phase Aligner output (PAclk). When STOP# is LOW, the DRCG is in the Clk Stop mode, the output clock drivers are disabled (set to Hi-Z), and the CLK and CLK# settle to the DC voltage  $V_{X,STOP}$  as given in *Table 13*. The level of  $V_{X,STOP}$  is set by an external resistor network.

**Table 2. Clk Stop Mode Selection**

Mode	STOP#	CLK	CLK#
Normal	1	PACLK	PACLK#
Clk Stop	0	$V_{X,STOP}$	$V_{X,STOP}$

*Table 3* shows the logic for selecting the Bypass and Test modes. The select bits, S0, S1, and S2 control the selection of these modes. The Bypass mode brings out the full-speed PLL output clock, bypassing the Phase Aligner. The Test mode brings the REFCLK input all the way to the output, bypassing both the PLL and the Phase Aligner. In the Output Test mode (OE), both the CLK and CLK# outputs are put into a high-impedance state (Hi-Z). This can be used for component testing and for board-level testing.

**Table 3. Bypass and Test Mode Selection**

Mode	S0	S1	S2	By Pclk (int.)	CLK	CLK#
Normal	0	0	0	Gnd	PAClk	PAClk#
Bypass	1	0	0	PLLCIk	PLLCIk	PLLCIk#
Test	1	1	0	RefClk	RefClk	RefClk#
Vendor Test A	0	0	1	-	-	-
Vendor Test B	1	0	1	-	-	-
Reserved	1	1	1	-	-	-
Output Test (OE)	0	1	X	-	Hi-Z	RefClk#

Table 4 shows the logic for selecting the Power-Down mode, using the PWR\_DWN# input signal. PWR\_DWN# is active LOW (enabled when 0). When PWR\_DWN# is disabled, the DRCG is in its normal mode. When PWR\_DWN# is enabled, the DRCG is put into a powered-off state, and the CLK and CLK# outputs are three-stated.

**Table 4. PWR\_DWN# Mode Selection**

Mode	PWR_DWN#	CLK	CLK#
Normal	1	PAClk	PAClk#
Power-Down	0	GND	GND

**Table of Frequencies and Gear Ratios**

Table 5 shows several supported Pclk and Busclk frequencies, the corresponding A and B dividers required in the DRCG PLL,

**Table 5. Frequencies, Dividers, and Gear Ratios**

Pclk	Refclk	Busclk	Syncclk	A	B	M	N	Ratio	F@PD
67	33	267	67	8	1	2	2	1.0	33
100	50	300	75	6	1	8	6	1.33	12.5
100	50	400	100	8	1	4	4	1.0	25
133	67	267	67	4	1	4	2	2.0	33
133	67	400	100	6	1	8	6	1.33	16.7

and the corresponding M and N dividers in the gear ratio logic. The column Ratio gives the Gear Ratio as defined Pclk/Syncclk (same as M and N). The column F@PD gives the divided down frequency (in MHz) at the Phase Detector ( $\phi_D$ ), where  $F@PD = PCLK/M = SYNCLK/N$ .


**State Transitions**

The clock source has three fundamental operating states. Figure 4 shows the state diagram with each transition labelled A through H. Note that the clock source output may NOT be glitch-free during state transitions.

Upon powering up the device, the device can enter any state, depending on the settings of the control signals, PWR\_DWN# and STOP#.

In Power-Down mode, the clock source is powered down with the control signal, PWR\_DWN#, equal to 0. The control signals S0, S1 and S2 must be stable before power is applied to the device, and can only be changed in Power-Down mode (PWR\_DWN#=0). The reference inputs, VDDIR and VDDIPD, may remain on or may be grounded during the Power-Down mode.

The control signals MULT0, MULT1, and MULT2 can be used in two ways. If they are changed during Power-Down mode, then the Power-Down transition timings determine the settling time of the DRCG. However, the MULT0, MULT1, and MULT2 control signals can also be changed during Normal mode. When the MULT control signals are "hot swapped" in this manner, the MULT transition timings determine the settling time of the DRCG.


**Figure 4. Clock Source State Diagram**

In Clk Stop mode, the clock source is on, but the output is disabled (STOP# asserted). The VDDIPD reference input may remain on or may be grounded during the Clk Stop mode. The VDDIR reference input must remain on during the Clk Stop mode.

In Normal mode, the clock source is on, and the output is enabled.

Table 6 lists the control signals for each state.


**Table 6. Control Signals for Clock Source States**

State	PWR_DWN#	STOP#	Clock Source	Output Buffer
Power-Down	0	X	OFF	Ground
Clk Stop	1	0	ON	Disabled
Normal	1	1	ON	Enabled


Figure 5 shows the timing diagrams for the various transitions between states, and Table 7 specifies the latencies of each state transition. Note that these transition latencies assume the following:

- REFCLK input has settled and meets specification shown in Table 12.
- MULT0, MULT1, MULT2, S0, S1, and S2 control signals are stable.

## Timing Diagrams



**Figure 5. State Transition Timing Diagrams**



**Figure 6. Multiply Transition Timing**

**Table 7. State Transition Latency Specifications**

Transition	From	To	Transition Latency		Description
			Symbol	Max.	
A	Power-Down	Normal	$t_{POWERUP}$	3 ms	Time from PWR_DWN# to rising edge CLK/CLK# output settled (excluding $t_{DIS-TLOCK}$ )
C	Power-Down	Clk Stop	$t_{POWERUP}$	3 ms	Time from PWR_DWN# rising edge until the internal PLL and clock has turned ON and settled.
K	Power-Down	Test	$t_{POWERUP}$	3 ms	Time from PWR_DWN# rising edge to CLK/CLK# output settled (excluding $t_{DIS-TLOCK}$ ).
G	VDD ON	Normal	$t_{POWERUP}$	3 ms	Time from VDD is applied and settled until CLK/CLK# output settled (excluding $t_{DIS-TLOCK}$ ).
H	VDD ON	Clk Stop	$t_{POWERUP}$	3 ms	Time from VDD is applied and settled until internal PLL and clock has turned ON and settled.
M	VDD ON	Test	$t_{POWERUP}$	3 ms	Time from VDD is applied and settled until internal PLL and clock has turned ON and settled.
J	Normal	Normal	$t_{MULT}$	1 ms	Time from when MULT0, MULT1, or MULT2 changed until CLK/CLK# output resettled (excluding $t_{DISTLOCK}$ ).
E	Clk Stop	Normal	$t_{CLKON}$	10 ns	Time from STOP# rising edge until CLK/CLK# provides glitch-free clock edges.
E	Clk Stop	Normal	$t_{CLKSETL}$	20 cycles	Time from STOP# rising edge to CLK/CLK# output settled to within 50 ps of the phase before CLK/CLK# was disabled.
F	Normal	Clk Stop	$t_{CLKOFF}$	5 ns	Time from STOP# falling edge to CLK/CLK# output disabled.
L	Test	Normal	$t_{CTL}$	3 ms	Time from when S0, S1, or S2 is changed until CLK/CLK# output has resettled (excluding $t_{DISTLOCK}$ ).
N	Normal	Test	$t_{CTL}$	3 ms	Time from when S0, S1, or S2 is changed until CLK/CLK# output has resettled (excluding $t_{DISTLOCK}$ ).
B,D	Normal or Clk Stop	PWR_DWN#	$t_{POWERDN}$	1 ms	Time from PWR_DWN# falling edge to the device in PWR_DWN#.

Figure 5 shows that the CLK Stop to Normal transition goes through three phases. During  $t_{CLKON}$ , the clock output is not specified and can have glitches. For  $t_{CLKON} < t < t_{CLKSETL}$ , the clock output is enabled and must be glitch-free. For  $t > t_{CLKSETL}$ , the clock output phase must be settled to within

50 ps of the phase before the clock output was disabled. At this time, the clock output must also meet the voltage and timing specifications of Table 13. The outputs are in a high-impedance state during the Clk Stop mode.

**Table 8. Distributed Loop Lock Time Specification**

Symbol	Min.	Max.	Unit	Description
$t_{DISTLOCK}$		5	ms	Time from when CLK/CLK# output is settled to when the phase error between SYNCLKN and PCLKM falls within the $t_{ERR,PD}$ spec in Table 13.

**Table 9. Supply and Reference Current Specification**

Parameter	Description	Min.	Max.	Unit
I <sub>POWERDOWN</sub>	“Supply” current in Power-Down state (PWR_DWN#=0)	--	1.2	mA
I <sub>CLKSTOP</sub>	“Supply” current in Clk Stop state (STOP#=0)	--	175	mA
I <sub>NORMAL</sub>	“Supply” current in Normal state (STOP#=1,PWR_DWN#=1)	--	225	mA
I <sub>REF,PWDN</sub>	Current at VDDIR or VDDIPD reference pin in PWR_DWN# state (PWR_DWN#=0)	--	50	μA
I <sub>REF,NORM</sub>	Current at VDDIR or VDDIPD reference pin in Normal or Clk Stop state (PWR_DWN#=1)	--	4	mA

Table 10 represents stress ratings only, and functional operation at the maximums is not guaranteed.

**Table 10. Absolute Maximum Ratings**

Parameter	Description	Min.	Max.	Unit
V <sub>DD, ABS</sub>	Max. voltage on VDD with respect to ground	-0.5	4.0	V
V <sub>I, ABS</sub>	Max. voltage on any pin with respect to ground	-0.5	VDD+0.5	V

Table 11 gives the nominal values of the external components and their maximum acceptable tolerance, assuming Z<sub>CH</sub>=28Ω.

**Table 11. External Component Values**

Parameter	Description	Min.	Max.	Unit
R <sub>S</sub>	Serial Resistor	39	±5%	Ω
R <sub>P</sub>	Parallel Resistor	51	±5%	Ω
C <sub>F</sub>	Edge Rate Filter Capacitor	4–15 <sup>[1]</sup>	±10%	pF
C <sub>MID</sub>	AC Ground Capacitor	0.1	±20%	μF

**Note:**

1. Do not populate C<sub>F</sub>. Leave pads for future use.



**Table 12. Operating Conditions**

Parameter	Description	Min.	Max.	Unit
VDD	Supply Voltage	3.135	3.465	V
T <sub>A</sub>	Ambient Operating Temperature	0	70	°C
t <sub>CYCLE,IN</sub>	Refclk Input Cycle Time	10	40	ns
t <sub>J,IN</sub>	Input Cycle-to-Cycle Jitter <sup>[2]</sup>	–	250	ps
DC <sub>IN</sub>	Input Duty Cycle over 10,000 Cycles	40	60	%t <sub>CYCLE</sub>
FM <sub>IN</sub>	Input Frequency of Modulation	30	33	kHz
PM <sub>IN</sub> <sup>[3]</sup>	Modulation Index for Triangular Modulation	–	0.6	%
	Modulation Index for Non-Triangular Modulation	–	0.5 <sup>[4]</sup>	%
t <sub>CYCLE,PD</sub>	Phase Detector Input Cycle Time at PCLKM & SYNCLKN	30	100	ns
t <sub>ERR,INIT</sub>	Initial Phase error at Phase Detector Inputs	–0.5	0.5	t <sub>CYCLE,PD</sub>
DC <sub>IN,PD</sub>	Phase Detector Input Duty Cycle over 10,000 Cycles	25	75	t <sub>CYCLE,PD</sub>
t <sub>I,SR</sub>	Input Slew Rate (measured at 20%-80% of input voltage) for PCLKM, SYNCLKN, and REFCLK	1	4	V/ns
C <sub>IN,PD</sub>	Input Capacitance at PCLKM, SYNCLKN, and REFCLK <sup>[5]</sup>	–	7	pF
ΔC <sub>IN,PD</sub>	Input Capacitance matching at PCLKM and SYNCLKN <sup>[5]</sup>	–	0.5	pF
C <sub>IN,CMOS</sub>	Input Capacitance at CMOS pins (excluding PCLKM, SYNCLKN, and REFCLK) <sup>[5]</sup>	–	10	pF
V <sub>IL</sub>	Input (CMOS) Signal Low Voltage	–	0.3	VDD
V <sub>IH</sub>	Input (CMOS) Signal High Voltage	0.7	-	VDD
V <sub>IL,R</sub>	Refclk Input Low Voltage	-	0.3	V <sub>DDIR</sub>
V <sub>IH,R</sub>	Refclk Input High Voltage	0.7	–	V <sub>DDIR</sub>
V <sub>IL,PD</sub>	Input Signal Low Voltage for PD Inputs and STOP#	–	0.3	V <sub>DDIPD</sub>
V <sub>IH,PD</sub>	Input Signal High Voltage for PD Inputs and STOP#	0.7	–	V <sub>DDIPD</sub>
V <sub>DDIR</sub>	Input Supply Reference for REFCLK	1.235	3.465	V
V <sub>DDIPD</sub>	Input Supply Reference for PD Inputs	1.235	2.625	V

**Notes:**

- Refclk jitter measured at V<sub>DDIR</sub> (nom)/2.
- If input modulation is used: input modulation is allowed but not required.
- The amount of allowed spreading for any non-triangular modulation is determined by the induced downstream tracking skew, which cannot exceed the skew generated by the specified 0.6% triangular modulation. Typically, the amount of allowed non-triangular modulation is about 0.5%.
- Capacitance measured at Freq=1 MHz, DC bias=0.9V and V<sub>AC</sub><100 mV.

**Table 13. Device Characteristics**

Parameter	Description	Min.	Max.	Unit
$t_{\text{CYCLE}}$	Clock Cycle Time	2.5	3.75	ns
$t_{\text{J}}$	Cycle-to-Cycle Jitter at CLK/CLK#[ <sup>6</sup> ]	-	60	ps
	Total Jitter over 2, 3, or 4 Clock Cycles[ <sup>6</sup> ]	-	75	ps
	266-MHz Cycle-to-Cycle Jitter[ <sup>7</sup> ]	-	60	ps
	266-MHz Total Jitter over 2, 3, or 4 Clock Cycles[ <sup>7</sup> ]	-	75	ps
$V_{\text{X,STOP}}$	Output Voltage during Clk Stop (STOP#=0)	1.1	2.0	V
$V_{\text{X}}$	Differential Output Crossing-Point Voltage	1.3	1.8	V
$V_{\text{COS}}$	Output Voltage Swing (p-p single-ended)[ <sup>8</sup> ]	1.1	1.5	V
$V_{\text{OH}}$	Output High Voltage	-	2.5	V
$V_{\text{OL}}$	Output Low voltage	0.6	-	V
$I_{\text{OZ,STOP}}$	Output Current during Clk Stop (STOP# = 0)	-	500	$\mu\text{A}$
DC	Output Duty Cycle over 10,000 Cycles	40	60	% $t_{\text{CYCLE}}$
$t_{\text{DC,ERR}}$	Output Cycle-to-Cycle Duty Cycle Error	-	50	ps
$t_{\text{R}}, t_{\text{F}}$	Output Rise and Fall Times (measured at 20%–80% of output voltage)	300	550	ps
$t_{\text{CR,CF}}$	Difference between Output Rise and Fall Times on the Same Pin of a Single Device (20%–80%)	-	100	ps

**Notes:**


6. Output Jitter spec measured at  $t_{\text{CYCLE}} = 2.5$  ns.
7. Output Jitter Spec measured at  $t_{\text{CYCLE}} = 3.75$  ns.
8.  $V_{\text{COS}} = V_{\text{OH}} - V_{\text{OL}}$ .

**Ordering Information**

Ordering Code	Package Name	Package Type
W234	X	28-pin TSSOP (173 mils)

Document #: 38-00921-\*A

Layout Example




Internal Power Supply Plane

FB = Dale ILB1206 - 300 (300Ω @ 100 MHz)

Ⓞ = VIA to GND plane layer

All Bypass cap = 0.1 Ceramic XR7

**Package Diagram**
**28-Pin Thin Small Shrink Outline Package (TSSOP, 173 mils)**

**NOTES**

1. DIMENSIONS ARE IN MILLIMETERS UNLESS OTHERWISE SPECIFIED.  
 2. DIMENSIONS OF THIS PACKAGE ARE SUBJECT TO CHANGE WITHOUT NOTICE.  
 3. DIMENSIONS A, A', b, b', c, c1, D, E, e, H, L, N, AND LEAD ANGLE N ARE MEASURED AT THE POINT OF LEAD BEND.  
 4. DIMENSIONS A, A', b, b', c, c1, D, E, e, H, L, N, AND LEAD ANGLE N ARE MEASURED AT THE POINT OF LEAD BEND.  
 5. DIMENSIONS A, A', b, b', c, c1, D, E, e, H, L, N, AND LEAD ANGLE N ARE MEASURED AT THE POINT OF LEAD BEND.  
 6. DIMENSIONS A, A', b, b', c, c1, D, E, e, H, L, N, AND LEAD ANGLE N ARE MEASURED AT THE POINT OF LEAD BEND.  
 7. DIMENSIONS A, A', b, b', c, c1, D, E, e, H, L, N, AND LEAD ANGLE N ARE MEASURED AT THE POINT OF LEAD BEND.  
 8. DIMENSIONS A, A', b, b', c, c1, D, E, e, H, L, N, AND LEAD ANGLE N ARE MEASURED AT THE POINT OF LEAD BEND.  
 9. DIMENSIONS A, A', b, b', c, c1, D, E, e, H, L, N, AND LEAD ANGLE N ARE MEASURED AT THE POINT OF LEAD BEND.  
 10. DIMENSIONS A, A', b, b', c, c1, D, E, e, H, L, N, AND LEAD ANGLE N ARE MEASURED AT THE POINT OF LEAD BEND.

**THIS TABLE IN MILLIMETERS**

DIMENSION	COMMON DIMENSIONS			NOTE VARIATIONS	4 D			6 N
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
A			1.10	AA	2.90	3.00	3.10	5
A'	0.05	0.10	0.15	AB	4.90	5.00	5.10	14
A	0.85	0.90	0.95	AC	4.90	5.00	5.10	16
b	0.19	-	0.30	AD	6.40	6.50	6.60	20
b1	0.19	0.22	0.25	AE	7.70	7.80	7.90	24
c	0.090	-	0.20	AF	9.60	9.70	9.80	28
c1		C.127	0.135					
D	SEE VARIATIONS							4
E	4.30	4.40	4.50					4
e	0.65 BSC							
H	6.25	6.40	6.50					
L	0.50	0.50	0.70					5
N	SEE VARIATIONS							6
	0°	4°	8°					

**THIS TABLE IN INCHES**

DIMENSION	COMMON DIMENSIONS			NOTE VARIATIONS	4 D			6 N
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
A			.433	AA	.114	.118	.122	5
A'	.002	.004	.006	AB	.193	.197	.201	14
A	.0335	.0354	.0374	AC	.193	.197	.201	16
b	.0075	-	.0118	AD	.252	.256	.260	20
b1	.0075	.0087	.0098	AE	.303	.307	.311	24
c	.0035	-	.0079	AF	.378	.382	.386	28
c1	.0035	.0050	.0053					
D	SEE VARIATIONS							4
E	.169	.173	.177					4
e	.0256 BSC							
H	.246	.252	.256					
L	.020	.024	.028					5
N	SEE VARIATIONS							6
	0°	4°	8°					

\*VARIATION AF IS DESIGNED BUT NOT TOOLED\*