DRAM

4 MEG x 4 DRAM

FAST PAGE MODE: MT4C40004 STATIC COLUMN: MT4C40005

FEATURES

- Industry standard x4 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single power supply: $+5V\pm10\%$ or $+3.3V\pm10\%$
- Low power, 5mW standby; 250mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR), and HIDDEN
- 2048-cycle refresh distributed across 32ms or 4096-cycle refresh distributed across 64ms

OPTIONS	MARKING
Timing	
50ns access	-5
60ns access	-6
70ns access	-7
80ns access	-8
• Packages Plastic ZIP (475mil) Plastic SOJ (400mil) Plastic TSOP (*)	Z DJ TG
• Refresh Period 2048 cycles @ 32ms 4096 cycles @ 64ms	R None
 Operating Temperature, T. Commercial (0°C to +70°C Industrial (-40°C to +85°C)) None
• Power Supply +5V±10% +3.3V±10%	None V

GENERAL DESCRIPTION

The MT4C40004/5 are randomly accessed solid-state memories containing 16,777,216 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 10-12 bits (A0-A11) at a time. \overline{RAS} is used to latch the first 11/12 bits and \overline{CAS} the latter 10/11 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output

PIN ASSIGNMENT (Top View)		
24-Pin (E-7		24-Pin ZIP
Vcc 1 - 1 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 -	28] Vss 27] DO4 26] DO3 25] CAS 24] DOE 23] A9 20] A8 19] A7 18] A6 17] A5 16] A4 15] Vss	A9 1 1 2 OE CAS 3 3 4 DO3 DQ4 5 1 6 VS VCC 7 1 8 DO1 DQ2 9 1 1 0 WE RAS 11 1 1 1 1 2 A11/NC A10 13 1 1 1 4 A0 A1 15 1 1 6 A2 A3 17 2 1 16 A2 VS 19 1 2 OA4 A5 21 1 2 2 A6 A7 22 1 24 A8
*Consult factory on a	vailablity of TSC	P packages

pins remain open (High- Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pins, data out (Q), is activated and retains the selected cell data as long as \overline{CAS} remains LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle. The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by \overline{WE} and \overline{OE} .

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a rowaddress (A0 -A10/11) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS (CBR), or HIDDEN refresh) so that all 2048/4096 combinations of RAS addresses (A0-A10/A11) are executed at least every 32ms/64ms, regardless of sequence. The CBR refresh cycle will invoke the refresh counter for automatic RAS addressing.

The MT4C40004/5 are available with either 2048 cycles or 4096 cycles of refreshing. If CBR refresh is used, the number of cycles is a "don't care."