

# M51271SP/FP

NTSC/PAL DECODER

## DESCRIPTION

The M51271 is a semiconductor integrated circuit designed for 5V video system signal processing. It processes color signal and conduct color demodulation. With outputs of R-Y, B-Y color difference signals, it is applicable to both NTSC and PAL system.

M51271SP has R-Y axis demodulation carrier and ID pulse output in addition to M51271FP output. This carrier is applicable as a sub-carrier in M51272SP, when encoding color difference signal demodulated in M51271SP.

Regarding the package, M51271SP uses 30 pin plastic shrink DIP and M51271FP uses 28 pin plastic flat package.

## FEATURES

- Low power dissipation (Supply voltage = 5V, circuit current = 50mA - standard)
- Utilizing 4fsc (17.73MHz, 14.32MHz) oscillation, carries out color demodulation by forming R-Y, B-Y sub-carrier at 1/4 dividing.
- Utilizing external constant, able to set the position and width of burst gate pulse discretionary.


## APPLICATION

Color TV, VCR


## RECOMMENDED OPERATING CONDITION

Supply voltage .....4.0 ~ 6.0V  
 Recommended supply voltage ..... 5.0V

### PIN CONFIGURATION (TOP VIEW)




Outline 30P4B




Outline 28P2W-A

**BLOCK DIAGRAM (M51271SP)**



**BLOCK DIAGRAM (M51271FP)**



**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Rated	Unit
V <sub>cc</sub>	Supply voltage	6	V
P <sub>d</sub>	Power consumption	1.25(0.5)	W
T <sub>opr</sub>	Operating temperature	-20~75	°C
T <sub>stg</sub>	Storing ambient temperature	-40~125	°C
K <sub>θ</sub>	Heat reduction rate	12.5(5)	mW/°C

Note : numeric values in ( ) are FP versions

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub>=25°C, V<sub>cc</sub>=5.0V, unless otherwise noted)

**DC characteristics**

Note : symbols in ( ) are FP versions

Symbol	Item Parameter	Test conditions	Test circuit	Limits			Unit
				Min.	Typ.	Max.	
I <sub>cc</sub>	Circuit current	DC bias alone	A	40	50	60	mA
V <sub>1</sub> (V <sub>1</sub> )	Voltage at terminal 1 (1)	DC bias alone		2.6	2.9	3.2	V
V <sub>3</sub> (V <sub>3</sub> )	Voltage at terminal 3 (3)	DC bias alone		1.9	2.2	2.5	V
V <sub>4</sub> (V <sub>4</sub> )	Voltage at terminal 4 (4)	DC bias alone		2.3	2.5	2.7	V
V <sub>6</sub> (V <sub>6</sub> )	Voltage at terminal 6 (6)	DC bias alone		2.8	3.0	3.2	V
V <sub>7</sub> (V <sub>7</sub> )	Voltage at terminal 7 (7)	DC bias alone		4.4	4.7	5.0	V
V <sub>8</sub> (V <sub>8</sub> )	Voltage at terminal 8 (8)	DC bias alone		2.8	3.0	3.2	V
V <sub>10</sub> (V <sub>9</sub> )	Voltage at terminal 10 (9)	DC bias alone		2.6	2.9	3.2	V
V <sub>11</sub> (V <sub>10</sub> )	Voltage at terminal 11 (10)	DC bias alone		2.4	2.7	3.0	V
V <sub>12</sub> (V <sub>11</sub> )	Voltage at terminal 12 (11)	DC bias alone		2.3	2.5	2.7	V
V <sub>13</sub> (V <sub>12</sub> )	Voltage at terminal 13 (12)	DC bias alone		3.1	3.4	3.7	V
V <sub>15</sub> (V <sub>14</sub> )	Voltage at terminal 15 (14)	DC bias alone		2.6	2.9	3.2	V
V <sub>17</sub> (V <sub>16</sub> )	Voltage at terminal 17 (16)	DC bias alone		2.6	2.9	3.2	V
V <sub>18</sub> (V <sub>17</sub> )	Voltage at terminal 18 (17)	DC bias alone		0.6	0.8	1.0	V
V <sub>20</sub> (V <sub>19</sub> )	Voltage at terminal 20 (19)	DC bias alone		1.9	2.1	2.3	V
V <sub>21</sub> (V <sub>20</sub> )	Voltage at terminal 21 (20)	DC bias alone		1.9	2.1	2.3	V
V <sub>24</sub> (V <sub>22</sub> )	Voltage at terminal 24 (22)	DC bias alone		2.5	2.8	3.1	V
V <sub>27</sub> (V <sub>25</sub> )	Voltage at terminal 27 (25)	DC bias alone		2.6	2.9	3.2	V
V <sub>28</sub> (V <sub>26</sub> )	Voltage at terminal 28 (26)	DC bias alone		2.2	2.5	2.8	V
V <sub>29</sub> (V <sub>27</sub> )	Voltage at terminal 29 (27)	DC bias alone		2.2	2.5	2.8	V

**INPUT TERMINAL CHARACTERISTICS**

Pin No.	Input form	Internal bias voltage (standard)	Test conditions	Input resistance or current standard value			Unit
				Min.	Typ.	Max.	
② (2)	Open base (PNP)	Not specified	$V_2=2.5V$ (V <sub>2</sub> )	-2.0	-1.0	-	μA
④ (4)	Resistor	2.5V	-	20.0	25.0	30.0	kΩ
⑤ (5)	Open base (NPN)	Not specified	$V_5=3.0V$ (V <sub>5</sub> )	-	1.0	2.0	μA
⑥ (6)	Resistor	3.0V	-	9.0	12.0	15.0	kΩ
⑫ (11)	Resistor	2.5V	-	20.0	25.0	30.0	kΩ
⑬ (12)	Resistor	3.4V	-	4.0	5.0	6.0	kΩ
⑮ (14)	Resistor	2.9V	-	4.0	5.0	6.0	kΩ
⑰ (16)	Resistor	2.9V	-	4.0	5.0	6.0	kΩ
⑳ <sup>23</sup> (23)	Open base (NPN)	Not specified	$V_{25}=5.0V$ (V <sub>23</sub> )	-	0.5	1.0	μA
㉑ <sup>24</sup> (24)	Open base (NPN)	Not specified	$V_{26}=5.0V$ (V <sub>24</sub> )	-	0.5	1.0	μA
㉒ <sup>25</sup> (25)	Resistor	2.9V	-	16.0	20.0	24.0	kΩ

**OUTPUT TERMINAL CHARACTERISTICS**

Pin No.	Output form	Test conditions	Bias current			Unit
			Min.	Typ.	Max.	
③ (3)	Emitter follower (NPN)	Ammeter between ③ pin and Vcc (3)	0.6	0.8	1.0	mA
⑪ (10)	Emitter follower (NPN)	Ammeter between ⑪ pin and Vcc (10)	1.5	1.8	2.1	mA
⑲ (18)	Emitter follower (NPN)	Ammeter between ⑲ pin and Vcc (18)	230	280	330	μA
㉐ (19)	Emitter follower (NPN)	Ammeter between ㉐ pin and Vcc (19)	0.8	1.0	1.2	mA
㉑ (20)	Emitter follower (NPN)	Ammeter between ㉑ pin and Vcc (20)	0.8	1.0	1.2	mA
㉒ (-)	Emitter follower (NPN)	Ammeter between ㉒ pin and Vcc (-)	230	280	330	μA

AC CHARACTERISTICS

Symbol	Parameter		Test conditions	Test circuit	Limits			Unit
					Min.	Typ.	Max.	
V <sub>CCR</sub>	Operating supply voltage range		There should not be any abnormal operation in the standard application circuit		4.0	5.0	6.0	V
Acc I	ACC circuit	ACC characteristics I	SG1 : 200mV Reference value is determined by measuring output value when inputting 100mV signal from SG1.	B	0	1.0	3.0	dB
Acc II		ACC characteristics II	SG1 : 10mV Reference value is determined by measuring output value when inputting 100mV signal from SG1.		-2.0	0	2.0	dB
G <sub>CA</sub>		Open-loop gain	SG1 5mV <sub>P-P</sub> SW7 ON		21.0	24.0	27.0	dB
V <sub>cmax</sub>	Color control	Chroma maximum output amplitude	④ pin 5V		160	200	240	mV <sub>P-P</sub>
V <sub>c<sub>typ</sub></sub>		Chroma typical output amplitude	④ pin open		80	100	120	mV <sub>P-P</sub>
V <sub>cmin</sub>		Chroma maximum attenuation	④ pin GND		—	—	-35	dB
S <sub>d1</sub>	Synchronous separation	Synchronous output delay 1	SG2 APL 100% 500mV <sub>P-P</sub>		—	—	500	ns
S <sub>d2</sub>		Synchronous output delay 2	SG2 APL 100% 500mV <sub>P-P</sub>		—	—	500	ns
S <sub>v</sub>		Synchronous output amplitude	SG2 APL 100% 500mV <sub>P-P</sub>		4.0	4.2	4.4	V
S <sub>min</sub>		Synchronous separation minimum input level	SG2 : APL 100% Signal attenuation		—	—	350	mV <sub>P-P</sub>
NC		Synchronous separation noise cancel	SG3 input	—	—	1.2	V	
BGP <sub>P</sub> I	Burst gate pulse generator	Burst gate pulse position I	① pin 10kΩ, pull up=560kΩ ② pin 3.0V	2.0	2.5	3.0	μS	
BGP <sub>P</sub> II		Burst gate pulse position II	① pin 39kΩ, pull up=2.2MΩ ② pin 3.0V	8.0	8.5	9.0	μS	
BGP <sub>w</sub> I		Burst gate pulse width I	① pin 24kΩ, pull up=1.2MΩ ② pin 2.0V	3.5	4.0	4.5	μS	
BGP <sub>w</sub> II		Burst gate pulse width II	① pin 24kΩ, pull up=1.2MΩ ② pin 4.0V	0.8	1.3	1.8	μS	
G <sub>dr-y</sub>	R-Y demodulator	Demodulation gain	SG5 100mV <sub>P-P</sub> f(beat)=10kHz	C	10	12	14	dB
ΔE <sub>r-y</sub>		Residual carrier wave	No input at ⑩ pin. (16)		—	—	30.0	mV <sub>P-P</sub>
V <sub>mr-y</sub>		Demodulation maximum output	SG5 600mV <sub>P-P</sub> f(beat)=10kHz		2.1	2.4	2.7	V <sub>P-P</sub>
BW <sub>r-y</sub>		Demodulation band width	Reference : f(beat) = 10kHz Measuring point : f(beat) of -3dB		1.0	—	—	MHz
BLK Δ <sub>vr</sub>		Blanking DC offset	⑤(23) pin 0V, 5V ; ②(20) pin DC fluctuation		—	—	50.0	mV <sub>P-P</sub>

AC CHARACTERISTICS (cont.)


Note : \* ) only SP version

Symbol	Parameter		Test conditions	Test circuit	Limits			Unit
					Min.	Typ.	Max.	
Gdb-y	B-Y demodulator	Demodulation gain	SG5 100m V <sub>P-P</sub> f(beat)10kHz	C	10	12	14	dB
ΔEb-y		Residual carrier wave	No input ⑮(14) pin.		—	—	30.0	mV <sub>P-P</sub>
Vmb-y		Demodulation maximum output	SG5 600m V <sub>P-P</sub> f(beat)10kHz		2.1	2.4	2.7	V <sub>P-P</sub>
BWb-y		Demodulation band width	Reference : f(beat) = 10kHz f(beat) of -3dB		1.0	—	—	MHz
BLK Δvb		Blanking DC offset	⑮(23)pin 0V, 5V ; ⑳(20)pin DC fluctuation		—	—	50.0	mV
R-Y B-Y	Demodulator	R-Y, B-Y demodulation gain ratio	—	C	0.8	1.0	1.2	—
ΔV		R-Y, B-Y DC voltage offset	DC difference between output values at ⑳(19) pin and ㉑(20) pin.		—	—	50.0	mV
TCP	TINT	PAL	Center	C	2.30	2.35	2.40	V
TWP			Variable width		Measure amount of phase shift when voltage at ㉒(11) pin changes between 0V and 5V.	80	85	—
TCN	NTSC	Center	—	C	2.40	2.45	2.50	V
TWN			Variable width		—	80	85	—
Kthp		Killer operation input level	Burst voltage 100m V <sub>P-P</sub> is 0dB.	C	-33	-30	-27	dB
KthN		Killer operation input level	Burst voltage 100m V <sub>P-P</sub> is 0dB.		-36	-33	-30	dB
ID	ID operation		Observe R-Y output (21pin). (20)	D	There shall be no abnormality in operation.			
IDP	ID pulse output	ID pulse * )	—		There shall be no abnormality in operation.			
IDv		ID vsat * )	SW18 : OFF Open collector Vsat DC 5mA		—	250	500	mV
BLKth	Blanking pulse input threshold		⑮(23) pin DC variable	D	3.3	3.5	3.7	V
HDth	HD pulse input threshold		⑮(24) pin DC variable		3.8	4.0	4.2	V
SCob	B-Y sub-carrier output	Output level	⑲(18) pin output	D	500	550	600	mV <sub>P-P</sub>
SCdb		Duty	⑲(18) pin output		45	50	55	%
SCor	B-Y sub-carrier output	Output level * )	㉑(21) pin output	D	500	550	600	mV <sub>P-P</sub>
SCdr		Duty * )	㉑(21) pin output		45	50	55	%
Or-y,b-y	Sub-carrier orthogonality * )		Phase difference between output carrier of ⑲ (18) pin and ㉑ (21) pin	D	85	90	95	deg
F <sub>CPP</sub>	PAL frequency-locking range		⑤ pin input frequency variable		1.0	—	—	kHz
F <sub>CPN</sub>	NTSC frequency-locking range		⑤ pin input frequency variable		1.0	—	—	kHz

**ELECTRICAL CHARACTERISTICS TEST METHOD****Icc, V1~V29(V27)**

Each value read by ammeter or voltmeter is the measured value at each measuring point.

**ACC I and ACC II;** Set SW 1,5 and 27 at 2; SW 4 at 3, and turn off SW 7. Input 3.579545MHz, 100mVp-p (0dB) from SG 1. Adjust VF 2 (3V approximately) so as to set burst gate pulse width in 2.8 $\mu$ s (burst, 10 cycle approximately) observing measuring point 3.



In the following equations,  $V_A$  (mVp-p) represents output value at measuring point 3 under this condition.  $V_B$  (mVp-p) and  $V_C$  (mVp-p) represent output values at measuring point 3 when output of SG1 is 6dB and -20dB respectively.

$$ACC I = 20 \log V_B / V_A \text{ (dB)} \quad ACC II = 20 \log V_C / V_A \text{ (dB)}$$

**Gca;** Turn SW7 on. Set other SWs under the same conditions as specified in 1). Set output of SG1 at 3.579545MHz, 5mVp-p. In the following equation,  $V_D$  (mVp-p) represents output value at measuring point 3.


$$GCA = 20 \log V_D / 5 \text{ (dB)} \text{ (Burst gate pulse } 2.8 \mu\text{s)}$$

**Vctyp and Vcmin;** Set the SWs under the same conditions as specified in 1). Set output of SG1 at 3.579545MHz, 100mVp-p.  $V_{cmax}$ ,  $V_{ctyp}$  and  $C$  (mVp-p) represent output amplitude values at measuring point 3 when SW4 is set at 3, 2 or 1 respectively.  $V_{cmin}$  is obtained through the following equation.

$$V_{cmin} = 20 \log C / V_{cmax} \text{ (dB)} \text{ (Burst gate pulse } 2.8 \mu\text{s)}$$

**Sd1, Sd2 and Sv;** Set SW27 at 2. Other SWs can be set at any position.

Input an APL 100% standard signal from SG2 (500mVp-p). Determine  $S_{d1}$ ,  $S_{d2}$  and  $S_v$  as shown in the right-hand figure observing input signal and synchronizing pulse output from measuring point 30.




**Smin;** Under the same conditions as specified in 4), reduce output of SG2.  $S_{min}$  (mVp-p) represents output value of SG2 just before output values at measuring point 30 begin to be outside the standard value of  $S_{d1}$ ,  $S_{d2}$  and  $S_v$ .

**NC;** Set 27 at 1. Set other SWs under the same conditions as specified in 4). Vary noise pulse level of SG3.  $NC$  (V) represents potential difference between input synchronizing tip and noise pulse tip when noise pulse at measuring point 30 starts to expire.

**BGPp I and BGPp II;** Set SW4 at 3; SW5 and 27 at 2; turn off SW7. Input 3.579545MHz, 100mVp-p from SG1; input an APL100% standard signal from SG2. Observe output at measuring point 3 and 30. Measure BGPpI and BGPpII setting SW1 at 1 then at 3. ( $V_2 = 3V$ )

**BGPwI and BGPwII;** Set SW1 at 2; and other SWs under the same conditions as specified in 7). Measure BGPwI and BGPwII at measuring point 3 setting  $V_2$  at 2.0V then at 4.0V.



**Gdb-y and Gdr-y;** Set SW5, 12, 13, 25 and 26 at 1; SW15 at 2, and turn off SW18. Input 3.579545MHz, 100mVp-p from SG1, an APL100% standard signal from SG2, and 3.589545MHz, 100mVp-p from SG3. In the following equation, DB (mVp-p) and DR (mVp-p) represent output ( $f(\text{beat})=10\text{kHz}$ ) at measuring points 20A, and 21A respectively.

$$Gdb - y = 20 \log DB / 100 \text{ (db)}$$

$$Gdr - y = 20 \log DR / 100 \text{ (db)}$$

**$\Delta Eb - y$  and  $\Delta Er - y$ ;** Set SW15 at 3, and other SWs and SG1, 2 under the same conditions as given in 1).  $\Delta Eb - y$  (mVp-p) and  $\Delta Er - y$  (mVp-p) represent carrier leakage output values (3.58MHz component) at measuring point 20B and 21B respectively.

**Vmb-y and Vmr-y;** Set each SW, and SG1 and 2 under the same conditions as given in 1). Measure output values ( $f(\text{beat})=10\text{kHz}$ ) at measuring points 20A and 21A setting output of SG3 at 600mVp-p. Values are represented by Vmb-y and Vmr-y (Vp-p) respectively.

**BWb-y and BWr-y;** Set each SW, and SG1 and 2 under the same conditions as given in 1). Vary output frequency of SG3 from 3.58 to 5MHz while setting voltage at 100mVp-p. BWb-y and BWr-y (MHz) represent output frequency at measuring points 20A and 21A when output value of measuring points 20A and 21A are -3dB (reference is DB or DR).

**BLK  $\Delta vd$  and BLK  $\Delta vr$ ;** Set SW15 at 3, SW25 at 2, and 2, and other SWs and SG1 under the same conditions as given in 1). BLK  $\Delta vb$  represents DC voltage fluctuation at measuring point 20B when VF25 is set at 5.0V or 0V. Similarly, measure BLK  $\Delta vr$  at measuring point 21B.


650

**$\frac{R-Y}{B-Y}$ ;** From DB and DR obtained through measurement of Gdb-y and Gdr-y, the following equation (sobtained).  
 $(R-Y) / (B-Y) = DR / DB$

**$\Delta V$ ;**  $\Delta V$  represents the potential difference between measuring points 20A and 21A obtained through measurement of BLK  $\Delta vb$  and BLK  $\Delta vr$  when VF25 is at 5.0v.

**Tcp and Tcn;** Set SW5, 15, 25 and 26 at 1; SW12 and 13 at 2; and turn off SW18. Input 4.433618MHz, 100mVp-p from SG1. Vary voltage of VF12. Tcp represents voltage of V12 (V) when output at measuring point 21A crosses 0.

Set SW13 at 1 and input 3.579545MHz, 100mVp-p from SG1. Measure Tcn. simiarily.





**T<sub>WP</sub> and T<sub>WN</sub>**; Set SW5, 15, 25 and 26 at 1; SW12 and 13 at 2, and turn off SW18. Input 4.433618MHz, 100mV<sub>P-P</sub> from SG1. T<sub>WP</sub> (deg) represents amount of phase shift output at measuring point 19 compared with measuring point 15 when VF12 is set at 5.0 or 0V.


Set SW13 at 1 and input 3.579545MHz, 100mV<sub>P-P</sub> from SG1. Measure T<sub>WN</sub> (deg) similarly.

**K<sub>thP</sub> and K<sub>thN</sub>**; Set SW5, 13 and 26 at 2 ; sw12, 15 and 25 at 1, and turn SW18 on. Input PAL chroma standard signal from SG4. Start reducing output from SG4. In the following equation, V<sub>kp</sub> (mV<sub>P-P</sub>) represents the burst width of SG4 output when color difference signal output at measuring point 20A begins to be muted.

$$K_{thP} = 20 \log V_{kD} / 100 \text{ (dB)}$$

Set SW13 and 26 at 1 and turn off SW18. Input NTSC chroma standard signal from SG4. Determine V<sub>kn</sub> similarly, obtaining the following equation.

$$K_{thN} = 20 \log V_{kN} / 100 \text{ (dB)}$$



**ID<sub>v</sub>**; Under the same conditions as given in measurement of K<sub>thN</sub>, set SW9 at 2. ID<sub>v</sub>set (mV) represents DC voltage at measuring point 9 when 5mA is applied from IF9.

**HD<sub>th</sub>**; Set SW5 and 26 at 2; SW13 at 3, and turn SW17 on. Start reducing voltage at VF25 slowly from 5.0v. HD<sub>th</sub> (V) represents voltage of VF26 when DC voltage at measuring point 21 changes from High (4V approximately) to Low (0V approximately) or the other way round.

**ID**; Under the same conditions as given in measurement of K<sub>thP</sub>, input PAL chroma standard signal from SG4. Confirm color difference signal is not reversed by every 1H at measuring point 21A, R-Y output.


**BLK<sub>th</sub>**, Set SW25 at 2 and other SWs and SGs under the same conditions as given in the measurement of K<sub>thP</sub>. Reduce voltage of VF25 slowly from 5.0v. BLK<sub>th</sub> represents the voltage of V25 (V) when color difference output at measuring point 20A and 21A begins to be muted.

**IDP**; Under the same conditions as given in measurement of K<sub>thP</sub>, input PAL chroma standard signal from SG4. Set SW9 at 1. Observe pulse output from measuring point 9. Confirm that leading edge of HD pulse is reversed and has 1/2 dividing.

**SCob and SCor;** Set SW5 and 26 at 1; SW13 at 2, and turn off SW17. Input 4.433618MHz, 100mV<sub>P-P</sub> from SG1. SCob (mV<sub>P-P</sub>) represents the output voltage at measuring point 19.

SCor (mV<sub>P-P</sub>) represents output voltage at measuring point 22 under the same conditions.

**SCdb and SCdr;** Under the same conditions as given in 2), measure SCdb and SCdr at measuring point 19 and 22 respectively as follows.



**Or-y, b-y;** Under the same conditions as given in 2 ), measure phase difference between output of measuring point 19 and that of 22. represented by Or-y · b-y .

**F<sub>CPP</sub> and F<sub>CPN</sub>;** Under the same conditions as given in 2 ), approximate frequency output of SG1 starting from 4.435MHz (asynchronous) to center frequency (4.433618MHz) with output voltage 100mV<sub>P-P</sub>. Determine lock-in frequency f1. Also, approximate frequency starting from 4.432MHz (asynchronous state) to center frequency and determine lock-in frequency f2. Obtaining the following equation.







$$F_{CPP} = f1 - f2 \text{ (Hz)}$$

Set SW13 at 1. Approximate frequency of SG1 starting from 3.581MHz ( asynchronous state ) to center frequency (3.579545MHz). Determine lock-in frequency f3.

Also, approximate frequency starting from 3.578MHz (asynchronous state) to center frequency and determine lock-in frequency f4. Obtaining the following equation.


$$F_{CPN} = f3 - f4 \text{ (Hz)}$$

INPUT SIGNAL

SGNo.	Waveform	Standard	Remarks
SG1	 <p>3.579545MHz 4.433619MHz</p>	Sine wave CW, 100mVp-p (standard)	Frequency and output level SHOULD be variable.
SG2	 <p>500mVp-p</p>	APL100 signal 500mVp-p (standard), $V_c : V_s = 10 : 4$	Level SHOULD be variable.
SG3	 <p>NC 4µs</p>	Mix noise to SG2 standard signal (500mVp-p).	NC SHOULD be variable (noise level alone).
SG4	 <p><math>V_b</math> <math>V_c</math> NTSC, PAL chroma standard signal</p>	$V_c : V_b = 2 : 1$ , $V_b = 100mVp-p$ (standard)	Level SHOULD be variable.
SG5	 <p>3~5MHz 0~1Vp-p</p>	Sine wave CW	Frequency and output level SHOULD be variable.
HD pulse	 <p>Burst 5V 0V</p>	The pulse SHOULD have last transition preceding to burst in horizontal blanking interval.	The vertical blanking interval SHOULD also appear AT the same time.



TEST CIRCUIT C



**ADJUSTMENT OF BURST PULSE POSITION AND WIDTH**

On inputting NTSC, PAL standard chroma signals, adjust resistance value at terminal 1 and voltage value at terminal 2 so as to locate burst gate pulse at burst position observing measuring point 3. (Chroma signal from which burst has been extracted is output at measuring point 3).

In other cases, set resistance value at terminal 1 at  $24\Omega$

Vary burst gate width in  $2.8\mu\text{s}$  when setting NTSC, and  $2.3\mu\text{s}$  when setting PAL, adjusting voltage at terminal 2.

**VCXO TO ADJUSTMENT**


Set SW5 at 3, SW25 and 26 at 1, and turn SW18 on (in case of PAL). Apply an APL100% standard signal from SG2. Adjust VCXO external trimmer to set output frequency at measuring point 19 :

3.579545MHz (NTSC set SW13 at 1)

4.433618MHz (PAL set SW13 at 2).

---

TEST CIRCUIT D



Xtal

X1=14.31818 MHz

X2=17.73447 MHz

(Products of Daiwa Shinku Corporation)






Unit Resistance : Ω  
Capacitance : F

Test point 3  
SG1 sine wave CW





DESCRIPTION OF PIN

Pin No.	Name	DC voltage (V)	Peripheral circuit of pins, shown in ( ) is FP
SP			
(FP)			
① · (1)	BURST GATE POSITION		
② · (2)	BGP WIDTH	Open base	
③ · (3)	CHROMA OUT	<p>About 2.3VDC</p>  <p>B : About 250nVp-p C : About 500nVp-p</p>	



DESCRIPTION OF PIN (cont.)

Pin No.	Name	DC voltage (V)	Peripheral circuit of pins, shown in ( ) is FP
④ • (4)	COLOR CONT	2.5VDC	
⑤ • (5)	CHROMA IN	<p>Open base</p> <p>B : About 100mVp-p C : About 200mVp-p</p>	
⑥ • (6)	BIAS	3Vdc	
⑦ • (7)	Acc FILTER	About 4.2Vdc	

DESCRIPTION OF PIN (cont.)






Pin No.	Name	DC voltage (V)	Peripheral circuit of pins, shown in ( ) is FP
SP			
(FP)			
⑧ · (8)	Vref	3Vdc	
⑨	ID PULSE OUT	Open collector	
⑩ · (9)	APC FILTER	About 2.9V	
⑪ · (10)	VCXO OUT	About 1Vp-p 4fsc	

DESCRIPTION OF PIN (cont.)

Pin No.	Name	DC voltage (V)	Peripheral circuit of pins, shown in ( ) is FP.
SP			
(FP)			
<p>⑫ · (11)</p>	<p>TINT CONT</p>	<p>2.5Vdc</p>	
<p>⑬ · (12)</p>	<p>VCXO IN</p>	<p>About 3.4Vdc</p>	
<p>⑭ · (13)</p>	<p>GND</p>	<p>0V</p>	










DESCRIPTION OF PIN (cont.)

Pin No.	Name	DC voltage (V)	Peripheral circuit of pins, shown in ( ) is FP
SP			
(FP)			
<p>⑱ · (18)</p>	Fsc OUT (180deg)	<p>4Vdc</p>  <p>About 500mVp-p</p>	
<p>⑳ · (19)</p>	B-Y OUT	About 2.3Vdc	
<p>㉑ · (20)</p>	R-Y OUT	About 2.3Vdc	
<p>㉒</p>	Fsc OUT (90deg)		

DESCRIPTION OF PIN (cont.)

Pin No.	Name	DC voltage (V)	Peripheral circuit of pins, shown in ( ) is FP
⑳ • (21)	ID KILLER FILTER	About 2V	
㉑ • (22)	ID KILLER Ref. FILTER	About 2.7V	
㉒ • (23)	BLK IN	Open base	
㉓ • (24)	HD IN	Open base	

DESCRIPTION OF PIN (cont.)

Pin No.	Name	DC voltage (V)	Peripheral circuit of pins, shown in ( ) is FP
SP			
(FP)			
27 • (25)	VIDEO IN	3Vdc  0.5~1.5Vp-p	
28 • (26)	Sync Sepa FILTER	About 3V	
29 • (27)	Sync Sepa SLICE LEVEL		
30 • (28)	Sync OUT	 4.3V 0.3V	



APPLICATION NOTE

PRECAUTIONS FOR APPLICATION

Burst gate pulse positioning time constant.  
In the present document (provisional data, supply standard) CR time constant of ① pin which determines burst gate pulse starting point is specified by external constants as shown in figure 1.

However occasionally, when  $R_T$  has a smaller value (not exceeding 20K), the burst gate pulse may not be generated when power is switched on.

To prevent this it is necessary to apply approximate voltage 0.1V to ① pin, by connecting the pin to power supply through a resistor of high resistance value.

Detailed circuit and constants are given in figure 2.




Figure 1. Present circuit




Figure 2. Reformed circuit

$R_T$ ( $\Omega$ )	15K	22K	27K	33K
$R_P$ ( $\Omega$ )	820K	1.2M	1.2M	1.5M

Examples for  $R_T$  and  $R_P$  pairs

(Determine  $C_T$  so that BGP may come to the best position.)

•If using  $R_T$  not given in the list above, determine  $R_P$  by the following equation.

$$5.0 \times R_T / R_T + R_P = 0.1$$

•When  $R_P > R_T$ , the time constant is approximately  $C_T \times R_T$ . Therefore, the burst gate position is not affected by  $R_P$ .

VCXO external constant

To prevent problems such as VCXO high frequency oscillation or oscillation stop at power-on, it is recommended to change the present external circuit (figure 1) into the following, given in figure 2.




Figure 1. Present circuit




Figure 2. Reformed circuit


We recommend the following manufacturer's products for X'tal.  
Manufacturer : Daishinku Corporation  
Model and products number : HC-18 $\mu$  NTSC : KU $\Phi$ 258DCA  
PAL : KU1762DDA

•When an X'tal different from the recommended product is used, sufficient consideration on values of external constants ( $R_1$ ,  $R_2$  and  $C_1$ ) should be given. In that case, possibility of oscillation stop can be checked using the following method.

**CHECKING METHOD**

1. First, under a free running state, without applying V9, input SG=14.31818MHZ. Adjust ⑩ pin trimmer so that phase difference between input and output indicates 0°.

2. Next, apply V9=2.7V. Measure gain and phase of both input and output. To satisfy the required conditions, gain should be +3dB or more at the point where phase difference is 0°.



**FREE RUNNING ADJUSTMENT METHOD (to set free running oscillation mode)**

**FREE RUNNING ADJUSTMENT**

**(I) Best method**

Generate burst gate pulses and activate SYNC SEP by inputting normal video signals to SYNC SEP input (⑫ pin).

Adjust free running by inputting no signal to chroma input (⑤ pin). The important point here is to input absolutely no signal to the chroma input. It can be performed by terminating the chroma signal (turn it to monochrome signal) or by connecting the ⑤ pin to GND through a capacitor (with sufficient capacitance to absorb chroma signal).

Effectiveness can be evaluated considering conditions around the device (influence of noise etc.).

**(II) Second - best method**

If the chroma signal is not absolutely terminated, the following method is available. However, because output DC of APC DET is offset, free running frequency may shift (approximately ± 100Hz at the maximum).


**[Method]**

Input no signal to SYNC SEP input (⑫ pin). Set SYNC SEP output (⑬ pin) to "H". (SYNC SEP may be set to "L" provided that the output is stable.)

Under this condition, the burst gate pulse and APC DET are at off state, that is, the condition of APC time constant is at hold state.

Therefore, free running adjustment is possible without being affected by chroma input even if chroma signal is inputted.

In addition, by measuring ⑬ pin DC voltage, it is possible to check whether burst gate pulse is off or not. If the pulse is off, potential of ⑬ pin is 0V. (If it is on, potential is approximately 3.0V.)



## DESCRIPTION

Video signal (1Vp-p Typ.) with SYNC of negative polarity is inputting to ② pin. The LPF of  $f_c=3.5\text{MHz}$  removes high frequency noise contained in the video signal. Then, 20dB Amp.amplifies the signal. In order to suppress fluctuation in SYNC chip DC voltage caused by input APL fluctuation, this Amp. has a DC feedback circuit as shown by the heavy line in the block diagram. This means the circuit operates so that SYNC chip voltage held by the  $0.47\mu\text{F}$  capacitor externally connected to ② pin, is always kept equal to  $V_{\text{REF}}$ . Therefore, DC voltage at ② pin indicates approximately 3.0V.

Thus, SYNC signals of positive polarity which SYNC chip DC voltage is matching, are inputted to the Amp. Q1. Then SYNC signals are separated. The Q1 emitter generates signals with SYNC chip DC voltage at approximately 3.0V.

Resistors of values  $2.2\text{k}\Omega$  and  $82\text{k}\Omega$  divided the potential which is held by  $1\mu\text{F}$  capacitor. Electric current of value determined dividing difference between the holding voltage and the SYNC chip voltage by  $2.2\text{k}\Omega$ , flows into the Q1 collector.

SYNC output (negative polarity) is gained at ③ pin. Therefore, it is possible to change slice level by changing ratio between the resistors which are  $2.2\text{k}\Omega$  and  $82\text{k}\Omega$  at present. If the  $2.2\text{k}\Omega$  resistor is replaced with a smaller one, slice level decreases (slice level comes closer to SYNC chip voltage).

These resistors total value should not be changed too excessively.

When pulse noise of voltage below SYNC chip voltage (input voltage not less than 0.4V) is inputted, the noise canceller prevents failure to separate correct SYNC signals.

## DEMODULATION PERFORMANCE

### 1-1 DEMODULATION ANGLE SHIFT

$90^\circ$  and  $180^\circ$  fsc from 4fsc dividing output is used for demodulation carriers R-Y and B-Y.


Measured value at  $88^\circ$  showed no dispersion. (N=10) assessing circuit type and allowing for  $\pm 2^\circ$  dispersion may be sufficient.

### 1-2 DEMODULATION GAIN AND DEVIATION

Absolute values of each R-Y and B-Y outputs have approximate dispersion  $\pm 1\text{dB}$  (limit :  $\pm 2\text{dB}$ ).

Demodulation gain ratio R-Y / B-Y within  $\pm 0.5\text{dB}$  is an actual value (limit : 0.8~1.2 times :  $\pm 2\text{dB}$ ).


**M51271SP/FP, M51279SP/FP  
IMPROVEMENT IN ACC OUTPUT TEMPERATURE  
CHARACTERISTICS**



Principle; Existing temperature characteristic is canceled by adding counteractive temperature characteristic to the color saturation adjustment voltage.

- Notes 1. The circuit shown above exhibits the largest temperature characteristics when color signal output amplitude (3 pin) is around 150 - 200 mV<sub>PP</sub>.
2. When it is over 200 mV<sub>PP</sub>, this method can not be used because VCA works near the full gain.
3. When it is under 150 mV<sub>PP</sub>, temperature characteristics are good even without compensating diode. In case of the circuit shown above, it becomes overcompensation.

**CONNECTION DIAGRAM OF M51271 AND M51272  
(ENCODER)**



**INPUT PULSE**

Blanking pulse ( $\overline{BLKP}$ ) ..... BLKP is inputted through pin 25 in case of M51271SP and M51279SP and through pin 26 in M51271FP, with  $V_{th}$  of 3.5V. Switch off the demodulator at "L" (3.5 V - GND) and mute output.

Output pin DC voltage regulation is restrained within 50 mV. In case blanking is not conducted, set this pin at "H" ( $V_{cc} - 3.5 V$ ).

HD pulse (HDP) ..... HDP is inputted through pin 26 in case of M51271FP and M51279SP, through pin 24 in M51271FP, and through pin 25 in M51279FP, with  $V_{th}$  of 4.0V. This pulse is divided by two in the IC to make an ID pulse which invert R-Y carrier every 1 H when PAL is demodulated. Since F.F inside the IC inverts by rising of input pulse, select input pulse which rises between the part A shown in the diagram below. In this case selected pulse should constantly continue even in vertical blanking part. Therefore, this pulse is unnecessary when NTSC is demodulated, so set HDP input pin to  $V_{cc}$  or GND.

