## MC10H141

## Four-Bit Universal Shift Register

## Description

The MC10H141 is a four-bit universal shift register. This device is a functional/pinout duplication of the standard MECL $10 \mathrm{~K}^{\mathrm{TM}}$ part with $100 \%$ improvement in propagation delay and operation frequency and no increase in power supply current.

## Features

- Shift frequency, 250 MHz Min
- Power Dissipation, 425 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K Compatible
- $\mathrm{Pb}-$ Free Packages are Available*

Table 1. TRUTH TABLE

| SELECT |  | OPERATING MODE | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | S2 |  | Q0 ${ }_{n+1}$ | Q1 ${ }_{\text {n }+1}$ | Q2 ${ }_{\text {n }+1}$ | Q3 ${ }_{\text {n }+1}$ |
| L | L | Parallel Entry | D0 | D1 | D2 | D3 |
| L | H | Shift Right* | Q1n | Q2n | Q3 ${ }_{\text {n }}$ | DR |
| H | L | Shift Left* | DL | Q0n | Q1n | Q2 ${ }^{\text {n }}$ |
| H | H | Stop Shift | Q0 ${ }_{n}$ | Q1n | Q2 ${ }_{\text {n }}$ | $32_{n}$ |

* Outputs as exist after pulse appears at " $C$ " input with
input conditions as shown (Pulse Positive transition of clock input).


Pin assignment is for Dual-in-Line Package.
Figure 1. Pin Assignment
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor ${ }^{\circledR}$

## http://onsemi.com

MARKING DIAGRAMS*


PLLC-20 FN SUFFIX CASE 775


| A | $=$ Assembly Location |
| :--- | :--- |
| WL | $=$ Wafer Lot |
| YY | $=$ Year |
| WW | $=$ Work Week |
| G | $=$ Pb-Free Package |

*For additional marking information, refer to Application Note AND8002/D.

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

## MC10H141

Table 2. MAXIMUM RATINGS

| Symbol | Characteristic | Rating | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{EE}}$ | Power Supply $\left(\mathrm{V}_{\mathrm{CC}}=0\right)$ | -8.0 to 0 | Vdc |
| $\mathrm{V}_{\mathrm{I}}$ | Input Voltage $\left(\mathrm{V}_{\mathrm{CC}}=0\right)$ | 0 to $\mathrm{V}_{\mathrm{EE}}$ | Vdc |
| $\mathrm{I}_{\text {out }}$ | Output Current- Continuous <br> - Surge | 50 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature Range | 100 | 0 to +75 |
| $\mathrm{~T}_{\text {stg }}$ | Storage Temperature Range - Plastic |  |  |
|  | - Ceramic | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

Table 3. ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%\right.$ (Note 1)

| Symbol | Characteristic | $0^{\circ}$ |  | $25^{\circ}$ |  | $75^{\circ}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{I}_{\mathrm{E}}$ | Power Supply Current | - | 112 | - | 102 | - | 112 | mA |
| linH | Input Current High <br> Pins 5,6,9,11,12,13 <br> Pins 7,10 <br> Pin 4 | - | $\begin{aligned} & 405 \\ & 416 \\ & 510 \end{aligned}$ | - | $\begin{aligned} & 255 \\ & 260 \\ & 320 \end{aligned}$ | - | $\begin{aligned} & 255 \\ & 260 \\ & 320 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {inL }}$ | Input Current Low | 0.5 | - | 0.5 | - | 0.3 | - | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| $\mathrm{V}_{\text {OL }}$ | Low Output Voltage | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| $\mathrm{V}_{\mathrm{IH}}$ | High Input Voltage | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Input Voltage | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

1. Each MECL $10 \mathrm{H}^{\top \mathrm{M}}$ series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a $50 \Omega$ resistor to -2.0 V .

Table 4. AC PARAMETERS

| $\mathrm{t}_{\text {pd }}$ | Propagation Delay | 1.0 | 2.0 | 1.0 | 2.0 | 1.1 | 2.1 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| thold | Hold Time Data, Select | 1.0 | - | 1.0 | - | 1.0 | - | ns |
| $\mathrm{t}_{\text {set }}$ | Set-up Time Data Select | $\begin{aligned} & 1.5 \\ & 3.0 \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 3.0 \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | 0.5 | 2.4 | 0.5 | 2.4 | 0.5 | 2.4 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time | 0.5 | 2.4 | 0.5 | 2.4 | 0.5 | 2.4 | ns |
| $\mathrm{f}_{\text {shift }}$ | Shift Frequency | 250 | - | 250 | - | 250 | - | MHz |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm . Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

## MC10H141

## LOGIC DIAGRAM



## APPLICATION INFORMATION

The MC 10 H 141 is a four-bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip-flops shift
information on the positive edge of the clock. The four operations are stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs; four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR).

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :--- | :---: |
| MC10H141FN | PLLC-20 | 46 Units / Rail |
| MC10H141FNG | PLLC-20 <br> (Pb-Free) | 46 Units / Rail |
| MC10H141FNR2 | PLLC-20 | 500 / Tape \& Reel |
| MC10H141FNR2G | PLLC-20 <br> (Pb-Free) | 500 / Tape \& Reel |
| MC10H141L | CDIP-16 | 25 Unit / Rail |
| MC10H141P | PDIP-16 | 25 Unit / Rail |
| MC10H141PG | PDIP-16 <br> (Pb-Free) | 25 Unit / Rail |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## MC10H141

## PACKAGE DIMENSIONS

20 LEAD PLLC
CASE 775-02
ISSUE E


VIEW S


NOTES:

1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982.
2. DIMENSIONS IN INCHES
3. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.
4. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE
5. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE
6. DIMENSIONS IN THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR TO BE GREATER THAN 0.037 (0.940). THE DAMBAR
INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

## MC10H141

## PACKAGE DIMENSIONS



PDIP-16
P SUFFIX
PLASTIC DIP PACKAGE
CASE 648-08
ISSUE R
NOTES:


1. Y14.5M, 1982

CONTROLLING DIMENSION: INCH.
DIMENSION L TO CENTER OF LEADS WHEN
FORMED PARALIEL
DIMENSION B DOES NOT INCLUDE MOLD FLASH.
4. DIMENSION B DOES NOT INCLUDE

| DIM | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 0.740 | 0.770 | 18.80 | 19.55 |  |  |
| B | 0.250 | 0.270 | 6.35 | 6.85 |  |  |
| C | 0.145 | 0.175 | 3.69 | 4.44 |  |  |
| D | 0.015 | 0.021 | 0.39 | 0.53 |  |  |
| F | 0.040 | 0.70 | 1.02 | 1.77 |  |  |
| G | 0.100 BSC |  | 2.54 |  |  |  |
| BSC |  |  |  |  |  |  |
| H | 0.050 |  | BSC | 1.27 |  | BSC |
| J | 0.008 | 0.015 | 0.21 | 0.38 |  |  |
| K | 0.110 | 0.130 | 2.80 | 3.30 |  |  |
| L | 0.295 | 0.305 | 7.50 | 7.74 |  |  |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |  |  |
| S | 0.020 | 0.040 | 0.51 | 1.01 |  |  |

## MC10H141

MECL 10H and MECL 10K are trademarks of Motorola, Inc.
ON Semiconductor and ON are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA

Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com
Order Literature: http://www.onsemi.com/litorder
For additional information, please contact your local Sales Representative.

