

2M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA**FEATURES**

- 2.5V power supply.
- LVC MOS compatible with multiplexed address.
- Four banks operation.
- MRS cycle with address key programs.
 - CAS latency (1, 2 & 3).
 - Burst length (1, 2, 4, 8 & Full page).
 - Burst type (Sequential & Interleave).
- EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation.
- Special Function Support.
 - PASR (Partial Array Self Refresh).
 - Internal TCSR (Temperature Compensated Self Refresh)
 - DS (Driver Strength)
- DQM for masking.
- Auto refresh.
- 64ms refresh period (4K cycle).
- Commercial Temperature Operation (-25°C ~ 70°C).
- Extended Temperature Operation (-25°C ~ 85°C).
- 54Balls FBGA (-RXXX -Pb, -BXXX -Pb Free).

GENERAL DESCRIPTION

The K4M28163LH is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,098,152 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4M28163LH-R(B)N/G/L/F75	133MHz(CL3), 111MHz(CL2)	LVC MOS	54 FBGA Pb (Pb Free)
K4M28163LH-R(B)N/G/L/F1H	111MHz(CL3), 111MHz(CL2)		
K4M28163LH-R(B)N/G/L/F1L	111MHz(CL3) ^{*1} , 83MHz(CL2)		

- R(B)N/G : Low Power, Extended Temperature(-25°C ~ 85°C)

- R(B)L/F : Low Power, Commercial Temperature(-25°C ~ 70°C)

Notes :

1. In case of 40MHz Frequency, CL1 can be supported.

Address configuration

Organization	Bank	Row	Column Address
8M x 16	BA0, BA1	A0 - A11	A0 - A8


INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.


2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.



FUNCTIONAL BLOCK DIAGRAM




Package Dimension and Pin Configuration

< Bottom View ^{*1} >< Top View ^{*2} >

54Ball(6x9) FBGA						
	1	2	3	7	8	9
A	VSS	DQ15	VSSQ	VDDQ	DQ0	VDD
B	DQ14	DQ13	VDDQ	VSSQ	DQ2	DQ1
C	DQ12	DQ11	VSSQ	VDDQ	DQ4	DQ3
D	DQ10	DQ9	VDDQ	VSSQ	DQ6	DQ5
E	DQ8	NC	VSS	VDD	LDQM	DQ7
F	UDQM	CLK	CKE	$\overline{\text{CAS}}$	$\overline{\text{RAS}}$	$\overline{\text{WE}}$
G	NC	A11	A9	BA0	BA1	$\overline{\text{CS}}$
H	A8	A7	A6	A0	A1	A10
J	VSS	A5	A4	A3	A2	VDD


*2: Top View



*1: Bottom View

< Top View ^{*2} >

#A1 Ball Origin Indicator



Pin Name	Pin Function
CLK	System Clock
$\overline{\text{CS}}$	Chip Select
CKE	Clock Enable
A0 ~ A11	Address
BA0 ~ BA1	Bank Select Address
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Write Enable
L(U)DQM	Data Input/Output Mask
DQ0 ~ 15	Data Input/Output
VDD/Vss	Power Supply/Ground
VDDQ/VssQ	Data Output Power/Ground

[Unit:mm]

Symbol	Min	Typ	Max
A	-	-	1.00
A ₁	0.25	-	-
E	7.90	8.00	8.10
E ₁	-	6.40	-
D	7.90	8.00	8.10
D ₁	-	6.40	-
e	-	0.80	-
b	0.45	0.50	0.55
z	-	-	0.10

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1.0 ~ 3.6	V
Voltage on V _{DD} supply relative to V _{SS}	V _{DD} , V _{DDQ}	-1.0 ~ 3.6	V
Storage temperature	T _{TG}	-55 ~ +150	°C
Power dissipation	P _D	1.0	W
Short circuit current	I _{OS}	50	mA

NOTES:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONSRecommended operating conditions (Voltage referenced to V_{SS} = 0V, T_A = -25°C ~ 85°C for Extended, -25°C ~ 70°C for Commercial)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V _{DD}	2.3	2.5	2.7	V	1
	V _{DDQ}	2.3	2.5	2.7	V	1
Input logic high voltage	V _{IH}	0.8 x V _{DDQ}	2.5	V _{DDQ} + 0.3	V	2
Input logic low voltage	V _{IL}	-0.3	0	0.3	V	3
Output logic high voltage	V _{OH}	V _{DDQ} -0.2	-	-	V	I _{OH} = -0.1mA
Output logic low voltage	V _{OL}	-	-	0.2	V	I _{OL} = 0.1mA
Input leakage current	I _{LI}	-2	-	2	uA	4

NOTES :1. Under all conditions, V_{DDQ} must be less than or equal to V_{DD}.2. V_{IH} (max) = 3.0V AC. The overshoot voltage duration is ≤ 3ns.3. V_{IL} (min) = -1.0V AC. The undershoot voltage duration is ≤ 3ns.4. Any input 0V ≤ V_{IN} ≤ V_{DDQ}.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.

5. Dout is disabled, 0V ≤ V_{OUT} ≤ V_{DDQ}.**CAPACITANCE** (V_{DD} = 2.5V, T_A = 23°C, f = 1MHz, V_{REF} = 0.9V ± 50 mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	C _{CLK}	1.5	3.5	pF	
RAS, CAS, WE, CS, CKE, DQM	C _{IN}	1.5	3.0	pF	
Address	C _{ADD}	1.5	3.0	pF	
DQ ₀ ~ DQ ₁₅	C _{OUT}	2.0	4.5	pF	

DC CHARACTERISTICS

8Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25 to 85°C for Extended, -25 to 70°C for Commercial)


Parameter	Symbol	Test Condition	Version			Unit	Note	
			-75	-1H	-1L			
Operating Current (One Bank Active)	Icc1	Burst length = 1 tRC ≥ tRC(min) Io = 0 mA	65	65	60	mA	1	
Precharge Standby Current in power-down mode	Icc2P	CKE ≤ VIL(max), tcc = 10ns	0.5			mA		
	Icc2PS	CKE & CLK ≤ VIL(max), tcc = ∞	0.5					
Precharge Standby Current in non power-down mode	Icc2N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 10ns Input signals are changed one time during 20ns	10			mA		
	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable	5					
Active Standby Current in power-down mode	Icc3P	CKE ≤ VIL(max), tcc = 10ns	5			mA		
	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞	2					
Active Standby Current in non power-down mode (One Bank Active)	Icc3N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 10ns Input signals are changed one time during 20ns	20			mA		
	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable	15			mA		
Operating Current (Burst Mode)	Icc4	Io = 0 mA Page burst 4Banks Activated tCDD = 2CLKs	70	60	60	mA	1	
Refresh Current	Icc5	tRC ≥ tRC(min)	130	120	120	mA	2	
Self Refresh Current	Icc6	CKE ≤ 0.2V	-N/L		330		uA	
			-G/F	Internal TCSR	45 *4	85/70	°C	3
				Full Array	200	330	uA	
				1/2 of Full Array	150	230		
				1/4 of Full Array	130	190		

NOTES:

1. Measured with outputs open.
2. Refresh period is 64ms.
3. Internal TCSR can be supported.
In comercial Temp : 45°C/Max 70°C. In extended Temp : 45°C/Max 85°C.
4. It has +/-5 °C tolerance.
5. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ).

AC OPERATING TEST CONDITIONS ($V_{DD} = 2.5V \pm 0.2V$, $T_A = -25$ to $85^\circ C$ for Extended, -25 to $70^\circ C$ for Commercial)

Parameter	Value	Unit
AC input levels (V_{ih}/V_{il})	$0.9 \times V_{DDQ} / 0.2$	V
Input timing measurement reference level	$0.5 \times V_{DDQ}$	V
Input rise and fall time	$t_r/t_f = 1/1$	ns
Output timing measurement reference level	$0.5 \times V_{DDQ}$	V
Output load condition	See Figure 2	

**Figure 1. DC Output Load Circuit****Figure 2. AC Output Load Circuit**

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version			Unit	Note		
		-75	-1H	-1L				
Row active to row active delay	tRRD(min)	15	18	18	ns	1		
RAS to CAS delay	tRCD(min)	18	18	24	ns	1		
Row precharge time	tRP(min)	18	18	24	ns	1		
Row active time	tRAS(min)	45	50	60	ns	1		
	tRAS(max)	100			us			
Row cycle time	tRC(min)	63	68	84	ns	1		
Last data in to row precharge	tRDL(min)	2			CLK	2		
Last data in to Active delay	tDAL(min)	tRDL + tRP			-	3		
Last data in to new col. address delay	tCDL(min)	1			CLK	2		
Last data in to burst stop	tBDL(min)	1			CLK	2		
Col. address to col. address delay	tCCD(min)	1			CLK	4		
Number of valid output data	CAS latency=3	2			ea	5		
Number of valid output data	CAS latency=2	1						
Number of valid output data	CAS latency=1	0						

NOTES:

1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. Minimum tRDL=2CLK and tDAL(= tRDL + tRP) is required to complete both of last data write command(tRDL) and precharge command(tRP).
4. All parts allow every cycle column address change.
5. In case of row precharge interrupt, auto precharge and read burst stop.
6. Maximum burst refresh cycle : 8

AC CHARACTERISTICS(AC operating conditions unless otherwise noted)

Parameter	Symbol	-75		-1H		-1L		Unit	Note
		Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tcc	7.5	1000	9	1000	9	ns	1
CLK cycle time	CAS latency=2	tcc	9		9		12		
CLK cycle time	CAS latency=1	tcc	-		-		25		
CLK to valid output delay	CAS latency=3	tsAC		5.4		7		7	ns
CLK to valid output delay	CAS latency=2	tsAC		7		7		8	
CLK to valid output delay	CAS latency=1	tsAC		-		-		20	
Output data hold time	CAS latency=3	toH	2.5		2.5		2.5		ns
Output data hold time	CAS latency=2	toH	2.5		2.5		2.5		
Output data hold time	CAS latency=1	toH	-		-		2.5		
CLK high pulse width		tCH	2.5		3.0		3.0		ns
CLK low pulse width		tCL	2.5		3.0		3.0		ns
Input setup time		tSS	2.0		2.5		2.5		ns
Input hold time		tSH	1.0		1.0		1.0		ns
CLK to output in Low-Z		tSLZ	1		1		1		ns
CLK to output in Hi-Z	CAS latency=3	tSHZ		5.4		7		7	ns
	CAS latency=2			7		7		8	
	CAS latency=1			-		-		20	

NOTES :

1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

SIMPLIFIED TRUTH TABLE

COMMAND		CKEn-1	CKEn	<u>CS</u>	<u>RAS</u>	<u>CAS</u>	<u>WE</u>	DQM	BA0,1	A10/AP	A11, A9 ~ A0	Note				
Register	Mode Register Set	H	X	L	L	L	L	X	OP CODE			1, 2				
Refresh	Auto Refresh		H	H	L	L	L	H	X			3				
	Entry	L						X			3					
	Self Refresh	Exit	L	H	L	H	H	H	X			3				
					H	X	X	X	X			3				
Bank Active & Row Addr.			H	X	L	L	H	H	X	V	Row Address					
Read & Column Address	Auto Precharge Disable		H	X	L	H	L	H	X	V	L	Column Address (A0~A8)	4			
	Auto Precharge Enable												4, 5			
Write & Column Address	Auto Precharge Disable		H	X	L	H	L	L	X	V	L	Column Address (A0~A8)	4			
	Auto Precharge Enable												4, 5			
Burst Stop			H	X	L	H	H	L	X	X			6			
Precharge	Bank Selection		H	X	L	L	H	L	X	V	L	X				
	All Banks															
Clock Suspend or Active Power Down	Entry	H	L	H	X	X	X	X	X							
				L	V	V	V									
Precharge Power Down Mode	Exit	L	H	X	X	X	X	X	X							
				H	X	X	X	X								
	Entry	H	L	L	H	H	H	X	X							
				H	X	X	X									
DQM			H	X				V	X			7				
No Operation Command			H	X	H	X	X	X	X	X						
				L	H	H	H									

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

NOTES :

- OP Code : Operand Code
A0 ~ A11 & BA0 ~ BA1 : Program keys. (@MRS)
- MRS can be issued only at all banks precharge state.
A new command can be issued after 2 CLK cycles of MRS.
- Auto refresh functions are the same as CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
Partial self refresh can be issued only after setting partial self refresh mode of EMRS.
- BA0 ~ BA1 : Bank select addresses.
- During burst read or write with auto precharge, new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at tRP after the end of burst.
- Burst stop command is valid at every burst length.
- DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation, it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).

A. MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with Normal MRS

Address	BA0 ~ BA1	A11 ~ A10/AP	A9*2	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	"0" Setting for Normal MRS	RFU	W.B.L	Test Mode		CAS Latency			BT	Burst Length		

Normal MRS Mode

Test Mode			CAS Latency				Burst Type			Burst Length			
A8	A7	Type	A6	A5	A4	Latency	A3	Type	A2	A1	A0	BT=0	BT=1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1
0	1	Reserved	0	0	1	1	1	Interleave	0	0	1	2	2
1	0	Reserved	0	1	0	2	Mode Select		0	1	0	4	4
1	1	Reserved	0	1	1	3	BA1	BA0	Mode	0	1	1	8
Write Burst Length			1	0	0	Reserved	0	0	Setting for Normal MRS	1	0	0	Reserved
A9	Length		1	0	1	Reserved				1	0	1	Reserved
0	Burst		1	1	0	Reserved				1	1	0	Reserved
1	Single Bit		1	1	1	Reserved				1	1	1	Full Page

Register Programmed with Extended MRS

Address	BA1	BA0	A11 ~ A10/AP	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	Mode Select		RFU*1				DS		RFU*1		PASR		

EMRS for PASR(Partial Array Self Ref.) & DS(Driver Strength)

Mode Select			Driver Strength			PASR					
BA1	BA0	Mode	A6	A5	Driver Strength	A2	A1	A0	Size of Refreshed Array		
0	0	Normal MRS		0	0	Full		0	0	0	Full Array
0	1	Reserved		0	1	1/2		0	0	1	1/2 of Full Array
1	0	EMRS for Mobile SDRAM		1	0	Reserved		0	1	0	1/4 of Full Array
1	1	Reserved		1	1	Reserved		0	1	1	Reserved
Reserved Address						1	0	0	Reserved		
A11~A10/AP		A9	A8	A7	A4	A3	1	0	1	Reserved	
0	0	0	0	0	0	1	1	0	Reserved		
									1	1	1

NOTES:

- 1.RFU(Reserved for future use) should stay "0" during MRS cycle.
- 2.If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.

Partial Array Self Refresh

1. In order to save power consumption, Mobile SDRAM has PASR option.
2. Mobile SDRAM supports 3 kinds of PASR in self refresh mode : full array, 1/2 of full array, 1/4 of full array.

BA1=0 BA0=0	BA1=0 BA0=1
BA1=1 BA0=0	BA1=1 BA0=1

- Full Array

BA1=0 BA0=0	BA1=0 BA0=1
BA1=1 BA0=0	BA1=1 BA0=1

- 1/2 Array

BA1=0 BA0=0	BA1=0 BA0=1
BA1=1 BA0=0	BA1=1 BA0=1

- 1/4 Array



Partial Self Refresh Area

Internal Temperature Compensated Self Refresh (TCSR)

Note :

1. In order to save power consumption, Mobile-DRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically according to the two temperature range : 45 °C and 85 °C(for Extended), 70 °C(for Commercial).
2. If the EMRS for external TCSR is issued by the controller, this EMRS code for TCSR is ignored.
3. It has +/- 5 °C tolerance.

Temperature Range	Self Refresh Current (Icc6)				Unit	
	-N/L	-G/F				
		Full Array	1/2 of Full Array	1/4 of Full Array		
85/70 °C *3	330	330	230	190	uA	
45 °C		200	150	130		

B. POWER UP SEQUENCE

1. Apply power and attempt to maintain CKE at a high state and all other inputs may be undefined.
- Apply VDD before or at the same time as VDDQ.
2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
3. Issue precharge commands for all banks of the devices.
4. Issue 2 or more auto-refresh commands.
5. Issue a mode register set command to initialize the mode register.
6. Issue a extended mode register set command to define DS or PASR operating type of the device after normal MRS.

For operating with DS or PASR, set DS or PASR mode in EMRS setting stage.

In order to adjust another mode in the state of DS or PASR mode, additional EMRS set is required but power up sequence is not needed again at this time. In that case, all banks have to be in idle state prior to adjusting EMRS set.

C. BURST SEQUENCE**1. BURST LENGTH = 4**

Initial Address		Sequential					Interleave				
A1	A0	0	1	2	3	0	1	2	3		
0	0	0	1	2	3	0	1	2	3		
0	1	1	2	3	0	1	0	3	2		
1	0	2	3	0	1	2	3	0	1		
1	1	3	0	1	2	3	4	5	6		

2. BURST LENGTH = 8

Initial Address			Sequential								Interleave							
A2	A1	A0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	0	0	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0