




# STK850

N-channel 30V - 0.0024Ω - 30A - PolarPAK<sup>®</sup>  
STripFET<sup>™</sup> Power MOSFET

## General features

Type	V <sub>DSS</sub>	R <sub>DS(on)</sub>	R <sub>DS(on)</sub> *Q <sub>g</sub>	P <sub>TOT</sub>
STK800	30V	<0.0029Ω	71nC*mΩ	5.2W

- Ultra low top and bottom junction to case thermal resistance
- Very low capacitances
- 100% R<sub>g</sub> tested
- Fully encapsulated die
- In compliance with the 2002/95/EC european directive
- PolarPAK<sup>®</sup> is a trademark of VISHAY




## Description

This Power MOSFET is the latest development of STMicroelectronics unique “Single Feature Size<sup>™</sup>” strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, moreover the double sides cooling package with ultra low junction to case thermal resistance allows to handle higher levels of current.

## Applications

- Switching application

## Internal schematic diagram



## Order codes

Part number	Marking	Package	Packaging
STK850	K850	PolarPAK <sup>®</sup>	Tape & reel

---

# Contents

<b>1</b>	<b>Electrical ratings</b> .....	<b>3</b>
<b>2</b>	<b>Electrical characteristics</b> .....	<b>4</b>
	2.1 Electrical characteristics (curves) .....	6
<b>3</b>	<b>Test circuits</b> .....	<b>8</b>
<b>4</b>	<b>Package mechanical data</b> .....	<b>9</b>
<b>5</b>	<b>Revision history</b> .....	<b>11</b>

# 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage ( $V_{GS} = 0$ )	30	V
$V_{GS}^{(1)}$	Gate-source voltage	$\pm 16$	V
$V_{GS}^{(2)}$	Gate-source voltage	$\pm 18$	V
$I_D^{(4)}$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	30	A
$I_D$	Drain current (continuous) at $T_C = 100^\circ\text{C}$	18.75	A
$I_{DM}^{(3)}$	Drain current (pulsed)	120	A
$P_{TOT}^{(4)}$	Total dissipation at $T_C = 25^\circ\text{C}$	5.2	W
	Derating factor	0.0416	W/ $^\circ\text{C}$
$T_j$ $T_{stg}$	Operating junction temperature Storage temperature	-55 to 150	$^\circ\text{C}$

1. Continuous mode
2. Guaranteed for test time  $\leq 15\text{ms}$
3. Pulse width limited by package
4. When mounted on FR-4 board of  $1\text{inch}^2$ , 2 oz Cu and  $\leq 10\text{sec}$

**Table 2. Thermal data**

Symbol	Parameter	Typ.	Max.	Unit
$R_{thj-amb}^{(1)}$	Thermal resistance junction-amb	20	24	$^\circ\text{C}/\text{W}$
$R_{thj-c}^{(2)}$	Thermal resistance junction-case (top drain)	0.8	1	$^\circ\text{C}/\text{W}$
$R_{thj-c}^{(3)}$	Thermal resistance junction-case (source)	2.2	2.7	$^\circ\text{C}/\text{W}$

1. When mounted on FR-4 board of  $1\text{inch}^2$ , 2 oz Cu and  $\leq 10\text{sec}$
2. Steady State
3. Measured at Source pin when the device is mounted on FR-4 board in steady state

## 2 Electrical characteristics

( $T_{CASE}=25^{\circ}C$  unless otherwise specified)

**Table 3. On/off**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 250\mu A, V_{GS} = 0$	30			V
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = \text{Max rating},$ $V_{DS} = \text{Max rating}, T_c = 125^{\circ}C$			1 10	$\mu A$ $\mu A$
$I_{GSS}$	Gate body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 16V$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250\mu A$	1		2.5	V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10V, I_D = 15A$ $V_{GS} = 4.5V, I_D = 15A$		0.0024 0.0029	0.0029 0.0035	$\Omega$ $\Omega$

**Table 4. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(1)}$	Forward transconductance	$V_{DS} = 10V, I_D = 15A$		48		S
$C_{iss}$	Input capacitance	$V_{DS} = 25V, f = 1 \text{ MHz}, V_{GS} = 0$		3150		pF
$C_{oss}$	Output capacitance			940		pF
$C_{rss}$	Reverse transfer capacitance			90		pF
$Q_g$	Total gate charge	$V_{DD} = 15V, I_D = 30A$		24.5	32.5	nC
$Q_{gs}$	Gate-source charge	$V_{GS} = 4.5V$		8		nC
$Q_{gd}$	Gate-drain charge	(see Figure 14)		8.2		nC

1. Pulsed: pulse duration = 300 $\mu s$ , duty cycle 1.5%

**Table 5. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ $t_r$	Turn-on delay time Rise time	$V_{DD}=15V$ , $I_D=15A$ , $R_G=4.7\Omega$ , $V_{GS}=4.5V$ <i>(see Figure 13)</i>		20 57		ns ns
$t_{d(off)}$ $t_f$	Turn-off delay time Fall time	$V_{DD}=15V$ , $I_D=15A$ , $R_G=4.7\Omega$ , $V_{GS}=4.5V$ <i>(see Figure 13)</i>		31 13		ns ns

**Table 6. Source drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$ $I_{SDM}^{(1)}$	Source-drain current Source-drain current (pulsed)				30 120	A A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD}=15A$ , $V_{GS}=0$			1.2	V
$t_{rr}$ $Q_{rr}$ $I_{RRM}$	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD}=30A$ , $di/dt=100A/\mu s$ , $V_{DD}=20V$ , $T_j=150^\circ C$ <i>(see Figure 18)</i>		39 39.8 2		ns nC A

1. Pulse width limited by package
2. Pulsed: pulse duration = 300 $\mu s$ , duty cycle 1.5%

## 2.1 Electrical characteristics (curves)

Figure 1. Safe operating area




Figure 2. Thermal impedance




Figure 3. Output characteristics




Figure 4. Transfer characteristics




Figure 5. Transconductance




Figure 6. Static drain-source on resistance




Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature Figure 10. Normalized on resistance vs temperature






Figure 11. Source-drain diode forward characteristics Figure 12. Normalized  $B_{VDSS}$  vs temperature




### 3 Test circuits


**Figure 13. Switching times test circuit for resistive load**




**Figure 14. Gate charge test circuit**




**Figure 15. Test circuit for inductive load switching and diode recovery times**




**Figure 16. Unclamped inductive load test circuit**



**Figure 17. Unclamped inductive waveform**



**Figure 18. Switching time waveform**



## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: [www.st.com](http://www.st.com)



## 5 Revision history

**Table 7. Revision history**

<b>Date</b>	<b>Revision</b>	<b>Changes</b>
10-Nov-2005	1	First version
19-Dec-2005	2	Complete version
30-Jan-2006	3	Modified description on first page
21-Mar-2006	4	New template
25-May-2006	5	New note on page 1
10-Oct-2006	6	Modified general features

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)