

Data Sheet March 16, 2007 FN6418.1

High-Efficiency, Quad-Output, Main Power Supply Controllers for Notebook Computers

The ISL6237 dual step-down, switch-mode power-supply (SMPS) controller generates logic-supply voltages in battery-powered systems. The ISL6237 includes two pulse-width modulation (PWM) controllers, 5V/3.3V and 1.5V/1.05V. The output of SMPS1 can also be adjusted from 0.7V to 5.5V. The SMPS2 output can be adjusted from 0.5V to 2.5V by setting REFIN2 voltage. This device features a linear regulator providing 3.3V/5V, or adjustable from 0.7V to 4.5V output via LDOREFIN. The linear regulator provides up to 100mA output current with automatic linear-regulator bootstrapping to the BYP input. When in switchover, the LDO output can source up to 200mA. The ISL6237 includes on-board power-up sequencing, power-good (POK_) outputs, digital soft-start, and internal soft-stop output discharge that prevents negative voltages on shutdown.

Constant on-time PWM control scheme operates without sense resistors and provides 100ns response to load transients while maintaining a relatively constant switching frequency. The unique ultrasonic pulse-skipping mode maintains the switching frequency above 25kHz, which eliminates noise in audio applications. Other features include pulse skipping, which maximizes efficiency in light-load applications, and fixed-frequency PWM mode, which reduces RF interference in sensitive applications.

Ordering Information

| PART NUMBER | PART MARKING | TEMP. RANGE (°C) | PACKAGE (Pb-Free) | PKG. DWG.# |
|------------------------|-----------------|------------------------|--------------------------------|---------------|
| ISL6237IRZ (Note) | ISL6237 IRZ | -40 to +100 | 32 Ld 5x5 QFN | L32.5x5B |
| ISL6237IRZ-T (Note) | ISL6237 IRZ | -40 to +100 | 32 Ld 5x5 QFN Tape and Reel | L32.5x5B |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


Features

- Wide Input Voltage Range 5.5V to 25V
- Dual Fixed 1.05V/3.3V and 1.5V/5.0V Outputs or Adjustable 0.7V to 5.5V (SMPS1) and 0.5V to 2.5V (SMPS2), ±1.5% Accuracy
- 1.7ms Digital Soft-Start and Independent Shutdown
- Fixed 3.3V/5.0V, or Adjustable Output 0.7V to 4.5V, ±1.5% (LDO): 200mA
- 2.0V Reference Voltage
- Constant ON-TIME Control with 100ns Load-Step Response
- Selectable Switching Frequency
- r_{DS(ON)} Current Sensing
- Programmable Current Limit with Foldback Capability
- Selectable PWM, Skip or Ultrasonic Mode
- BOOT Voltage Monitor with Automatic Refresh
- Independent POK1 and POK2 Comparators
- Soft-Start with Pre-Biased Output and Soft-Stop
- Independent ENABLE
- · High Efficiency Up to 97%
- Very High Light Load Efficiency (Skip Mode)
- 5mW Quiescent Power Dissipation
- Thermal Shutdown
- Extremely Low Components Count
- · Pb-Free Plus Anneal Available (RoHS Compliant)

Applications

- Notebook and Sub-Notebook Computers
- PDAs and Mobile Communication Devices
- 3-Cell and 4-Cell Li+ Battery-Powered Devices
- DDR1, DDR2, and DDR3 Power Supplies
- · Graphic Cards
- Game Consoles
- Telecommunication

Pinout



Absolute Voltage Ratings

| VIN, EN_LDO to GND0.3V to +27V |
|---|
| BOOT_ to GND |
| BOOT_ to PHASE0.3V to +6V |
| VCC, EN_, SKIP#, TON, |
| PVCC, POK_ to GND0.3V to +6V |
| LDO, FB1, REFIN2, LDOREFIN to GND0.3V to (VCC + 0.3V) |
| OUT_, REF to GND0.3V to (VCC + 0.3V |
| UGATE_ to PHASE0.3V to (PVCC + 0.3V) |
| ILIM_ to GND0.3V to (VCC + 0.3V) |
| LGATE_, BYP to GND0.3V to (PVCC + 0.3V) |
| PGND to GND0.3V to + 0.3V |
| LDO, REF Short Circuit to GND |
| VCC Short Circuit to GND |
| LDO Current (Internal Regulator) Continuous 100mA |
| LDO Current (Switched Over to OUT1) Continuous +200mA |

Thermal Information

| Thermal Resistance (Typical) | θ _{JA} (°C/W) | θ _{JC} (°CW) |
|------------------------------|------------------------|-----------------------|
| 32 Ld QFN (Notes 1, 2) | 32 | 3.0 |
| Operating Temperature Range | 40° | C to +100°C |
| Junction Temperature | | +150°C |
| Storage Temperature Range | 65° | C to +150°C |
| | | |

CAUTION: Stress above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied.

NOTES:

- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 2. For $\theta_{\mbox{JC}}$, the "case temp" location is the center of the exposed metal pad on the package underside.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|---|----------|-------|-------|-------|
| MAIN SMPS CONTROLLERS | | ' | 1 | | - Li |
| VIN Input Voltage Range | LDO in regulation | 5.5 | | 25 | V |
| | V _{IN} = LDO, V _{OUT1} < 4.43V | 4.5 | | 5.5 | V |
| 3.3V Output Voltage in Fixed Mode | V _{IN} = 5.5V to 25V, REFIN2 > (VCC - 1V), SKIP# = 5V | 3.285 | 3.330 | 3.375 | V |
| 1.05V Output Voltage in Fixed Mode | V _{IN} = 5.5V to 25V, 3.0 < REFIN2 < (VCC - 1.1V), SKIP# = 5V | 1.038 | 1.05 | 1.062 | V |
| 1.5V Output Voltage in Fixed Mode | V _{IN} = 5.5V to 25V, FB1 = VCC, SKIP# = 5V | 1.482 | 1.500 | 1.518 | V |
| 5V Output Voltage in Fixed Mode | V _{IN} = 5.5V to 25V, FB1 = GND, SKIP# = 5V | 4.975 | 5.050 | 5.125 | V |
| FB1 in Output Adjustable Mode | V _{IN} = 5.5V to 25V | 0.693 | 0.700 | 0.707 | V |
| REFIN2 in Output Adjustable Mode | V _{IN} = 5.5V to 25V | 0.7 | | 2.50 | V |
| SMPS1 Output Voltage Adjust Range | SMPS1 | 0.70 | | 5.50 | V |
| SMPS2 Output Voltage Adjust Range | SMPS2 | 0.50 | | 2.50 | V |
| SMPS2 Output Voltage Accuracy (Referred for REFIN2) | REFIN2 = 0.7V to 2.5V, SKIP# = VCC | -1.0 | | 1.0 | % |
| DC Load Regulation | Either SMPS, SKIP# = VCC, 0 to 5A | | -0.1 | | % |
| | Either SMPS, SKIP# = REF, 0 to 5A | | -1.7 | | % |
| | Either SMPS, SKIP# = GND, 0 to 5A | | -1.5 | | % |
| Line Regulation | Either SMPS, 6V < V _{IN} < 24V | | 0.005 | | %/V |
| Current-Limit Current Source | Temperature = +25°C | 4.75 | 5 | 5.25 | μΑ |
| ILIM_ Adjustment Range | | 0.2 | | 2 | V |
| Current-Limit Threshold (Positive, Default) | ILIM_ = VCC, GND - PHASE_ (No temperature compensation) | 93 | 100 | 107 | mV |

intersil FN6418.1 March 16, 2007

3

| PARAMETER CONDITIONS | | MIN | TYP | MAX | UNITS | |
|--|--|----------------------------|-------|-------|-------|-----|
| Current-Limit Threshold | GND - PHASE_ | V _{ILIM} _ = 0.5V | 40 | 50 | 60 | mV |
| (Positive, Adjustable) | | V _{ILIM} _= 1V | 93 | 100 | 107 | mV |
| | | V _{ILIM} _ = 2V | 185 | 200 | 215 | mV |
| Zero-Current Threshold | SKIP# = GND, REF, or OPEN, G | ND - PHASE_ | | 3 | | mV |
| Current-Limit Threshold (Negative, Default) | SKIP# = VCC, GND - PHASE_ | | | -120 | | mV |
| Soft-Start Ramp Time | Zero to full limit | | | 1.7 | | ms |
| Operating Frequency | (V _{tON} = GND), SKIP# = VCC | SMPS 1 | | 400 | | kHz |
| | | SMPS 2 | | 500 | | kHz |
| | (V _{tON} = REF or OPEN), | SMPS 1 | | 400 | | kHz |
| | SKIP# = VCC | SMPS 2 | | 300 | | kHz |
| | (V _{tON} = VCC), SKIP# = VCC | SMPS 1 | | 200 | | kHz |
| | | SMPS 2 | | 300 | | kHz |
| On-Time Pulse Width | V _{tON} = GND (400kHz/500kHz) | V _{OUT1} = 5.00V | 0.895 | 1.052 | 1.209 | μs |
| | | V _{OUT2} = 3.33V | 0.475 | 0.555 | 0.635 | μs |
| | V _{tON} = REF or OPEN | V _{OUT1} = 5.05V | 0.895 | 1.052 | 1.209 | μs |
| | (400kHz/300kHz) | V _{OUT2} = 3.33V | 0.833 | 0.925 | 1.017 | μs |
| | V _{tON} = VCC (200kHz/300kHz) | V _{OUT1} = 5.05V | 1.895 | 2.105 | 2.315 | μs |
| | | V _{OUT2} = 3.33V | 0.833 | 0.925 | 1.017 | μs |
| Minimum Off-Time | | | 200 | 300 | 400 | ns |
| Maximum Duty Cycle | V _{tON} = GND | V _{OUT1} = 5.05V | | 88 | | % |
| | | V _{OUT2} = 3.33V | | 85 | | % |
| | V_{tON} = REF or OPEN V_{tON} = VCC | V _{OUT1} = 5.05V | | 88 | | % |
| | | V _{OUT2} = 3.33V | | 91 | | % |
| | | V _{OUT1} = 5.05V | | 94 | | % |
| | | V _{OUT2} = 3.33V | | 91 | | % |
| Ultrasonic SKIP Operating Frequency | SKIP# = REF or OPEN | | 25 | 37 | | kHz |
| INTERNAL REGULATOR AND REFERENCE | E | | | | | |
| LDO Output Voltage | BYP = GND, 5.5V < V _{IN} < 25V, L 0 < ILDO < 100mA | DOREFIN < 0.3V, | 4.925 | 5.000 | 5.075 | V |
| LDO Output Voltage | BYP = GND, 5.5V < V _{IN} < 25V, LD 0 < ILDO < 100mA | OOREFIN > (VCC - 1V), | 3.250 | 3.300 | 3.350 | V |
| LDO Output in Adjustable Mode | $V_{IN} = 5.5V$ to 25V, $V_{LDO} = 2 \times V_{L}$ | DOREFIN | 0.7 | | 4.5 | V |
| LDO Output Accuracy in Adjustable Mode | V _{IN} = 5.5V to 25V, V _{LDOREFIN} = 0.35V to 0.5V | | | | ±2.5 | % |
| | V _{IN} = 5.5V to 25V, V _{LDOREFIN} = 0.5V to 2.25V | | | | ±1.5 | % |
| LDOREFIN Input Range | V _{LDO} = 2 x V _{LDOREFIN} | | | | 2.25 | V |
| LDO Output Current | BYP = GND, V _{IN} = 5.5V to 25V, Guaranteed by design | | | | 100 | mA |
| LDO Output Current During Switchover | BYP = 5V, V _{IN} = 5.5V to 25V, LDOREFIN < 0.3V | | | | 200 | mA |
| LDO Output Current During Switchover to 3.3V | BYP = 3.3V, V _{IN} = 5.5V to 25V, LDOREFIN > (VCC - 1V) | | | | 100 | mA |
| LDO Short-Circuit Current | LDO = GND, BYP = GND | | | 200 | 400 | mA |

<u>intersil</u>

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|--|-----------|-------|-----------|----------|
| Undervoltage-Lockout Fault Threshold | Rising edge of PVCC | | 4.35 | 4.5 | V |
| | Falling edge of PVCC | 3.9 | 4.05 | | V |
| LDO 5V Bootstrap Switch Threshold to BYP | Rising edge at BYP regulation point LDOREFIN = GND | 4.53 | 4.68 | 4.83 | \ |
| LDO 3.3V Bootstrap Switch Threshold to BYP | Rising edge at BYP regulation point LDOREFIN = VCC | 3.0 | 3.1 | 3.2 | V |
| LDO 5V Bootstrap Switch Equivalent Resistance | LDO to BYP, BYP = 5V, LDOREFIN > (VCC - 1V), Guaranteed by design | | 0.7 | 1.5 | Ω |
| LDO 3.3V Bootstrap Switch Equivalent Resistance | LDO to BYP, BYP = 3.3V, LDOREFIN < 0.3V, Guaranteed by design | | 1.5 | 3.0 | Ω |
| REF Output Voltage | No external load | 1.980 | 2.000 | 2.020 | V |
| REF Load Regulation | 0 < I _{LOAD} < 50μA | | 10 | | mV |
| REF Sink Current | REF in regulation | 10 | | | μΑ |
| VIN Operating Supply Current | Both SMPSs on, FB1 = SKIP# = GND, REFIN2 = VCC V _{OUT1} = BYP = 5.3V, V _{OUT2} = 3.5V | | 25 | 50 | μΑ |
| VIN Standby Supply Current | V _{IN} = 5.5V to 25V, both SMPSs off, EN_LDO = VCC | | 180 | 250 | μΑ |
| VIN Shutdown Supply Current | V _{IN} = 4.5V to 25V, EN1 = EN2 = EN_LDO = 0V | | 20 | 30 | μΑ |
| Quiescent Power Consumption | Both SMPSs on, FB1 = SKIP# = GND, REFIN2 = VCC, V_{OUT1} = BYP = 5.3V, V_{OUT2} = 3.5V | | 5 | 7 | mW |
| FAULT DETECTION | | | | | |
| Overvoltage Trip Threshold | FB1 with respect to nominal regulation point | +8 | +11 | +14 | % |
| | REFIN2 with respect to nominal regulation point | +12 | +16 | +20 | % |
| Overvoltage Fault Propagation Delay | FB1 or REFIN2 delay with 50mV overdrive | | 10 | | μs |
| POK_ Threshold | FB1 or REFIN2 with respect to nominal output, falling edge, typical hysteresis = 1% | -12 | -9 | -6 | % |
| POK_ Propagation Delay | Falling edge, 50mV overdrive | | 10 | | μs |
| POK_ Output Low Voltage | I _{SINK} = 4mA | | | 0.2 | V |
| POK_ Leakage Current | High state, forced to 5.5V | | | 1 | μΑ |
| Thermal-Shutdown Threshold | | | +150 | | °C |
| Output Undervoltage Shutdown Threshold | FB1 or REFIN2 with respect to nominal output voltage | 65 | 70 | 75 | % |
| Output Undervoltage Shutdown Blanking Time | From EN_ signal | 10 | 20 | 30 | ms |
| INPUTS AND OUTPUTS | | | | • | |
| FB1 Input Voltage | Low level | | | 0.3 | V |
| | High level | VCC - 1.0 | | | V |
| REFIN2 Input Voltage | OUT2 Dynamic Range, V _{OUT2} = V _{REFIN2} | 0.5 | | 2.50 | V |
| | Fixed OUT2 = 1.05V | 3.0 | | VCC - 1.1 | V |
| | Fixed OUT2 = 3.3V | VCC - 1.0 | | | V |
| LDOREFIN Input Voltage | Fixed LDO = 5V | | | 0.30 | V |
| | LDO Dynamic Range, V _{LDO} = 2 x V _{LDOREFIN} | 0.35 | | 2.25 | V |
| | Fixed LDO = 3.3V | VCC - 1.0 | | | ٧ |

ISL6237

Electrical Specifications No load on LDO, OUT1, OUT2, and REF, V_{IN} = 12V, EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V, V_{EN_LDO} = 5V, T_A = -40°C to +100°C, unless otherwise noted. Typical values are at T_A = +25°C. **(Continued)**

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|---|------|------|------|-------|
| SKIP# Input Voltage | Low level (SKIP) | | | 0.8 | V |
| | Float level (ULTRASONIC SKIP) | 1.7 | | 2.3 | V |
| | High level (PWM) | 2.4 | | | V |
| TON Input Voltage | Low level | | | 0.8 | V |
| | Float level | 1.7 | | 2.3 | V |
| | High level | 2.4 | | | V |
| EN1, EN2 Input Voltage | Clear fault level/SMPS off level | | | 0.8 | V |
| | Delay start level | 1.7 | | 2.3 | V |
| | SMPS on level | 2.4 | | | V |
| EN_LDO Input Voltage | Rising edge | 1.2 | 1.6 | 2.0 | V |
| | Falling edge | 0.94 | 1.00 | 1.06 | V |
| Input Leakage Current | V _{tON} = 0 or 5V | -1 | | +1 | μA |
| | V _{EN} _ = V _{EN} _LDO = 0V or 5V | -0.1 | | +0.1 | μA |
| | V _{SKIP#} = 0V or 5V | -1 | | +1 | μA |
| | V _{FB1} = 0V or 5V | -0.2 | | +0.2 | μA |
| | V _{REFIN} = 0V or 2.5V | -0.2 | | +0.2 | μA |
| | V _{LDOREFIN} = 0V or 2.75V | -0.2 | | +0.2 | μA |
| INTERNAL BOOT DIODE | | | | | |
| V _D Forward Voltage | PVCC - V _{BOOT} , I _F = 10mA | | 0.65 | 0.8 | V |
| I _{BOOT_LEAKAGE} Leakage Current | V _{BOOT} = 30V, PHASE = 25V, PVCC = 5V | | | 500 | nA |
| MOSFET DRIVERS | | | | | |
| UGATE_ Gate-Driver Sink/Source Current | UGATE1, UGATE2 forced to 2V | | 2 | | Α |
| LGATE_ Gate-Driver Source Current | LGATE1 (source), LGATE2 (source), forced to 2V | | 1.7 | | Α |
| LGATE_ Gate-Driver Sink Current | LGATE1 (sink), LGATE2 (sink), forced to 2V | | 3.3 | | Α |
| UGATE_ Gate-Driver On-Resistance | BST PHASE_ forced to 5V, Guaranteed by design | | 1.5 | 4.0 | Ω |
| LGATE_ Gate-Driver On-Resistance | LGATE_, high state (pull-up), Guaranteed by design | | 2.2 | 5.0 | Ω |
| | LGATE_, low state (pull-down), Guaranteed by design | | 0.6 | 1.5 | Ω |
| Dead Time | LGATE_ Rising | 15 | 20 | 35 | ns |
| | UGATE_ Rising | 20 | 30 | 50 | ns |
| OUT1, OUT2 Discharge On Resistance | | | 25 | 40 | Ω |

6

Pin Descriptions

| PIN | NAME | FUNCTION |
|-----|----------|---|
| 1 | REF | 2V Reference Output. Bypass to GND with a 0.1μF (min) capacitor. REF can source up to 50A for external loads. Loading REF degrades FB and output accuracy according to the REF load-regulation error. |
| 2 | TON | Frequency Select Input. Connect to GND for 400kHz/500kHz operation. Connect to REF (or leave OPEN) for 400kHz/300kHz operation. Connect to VCC for 200kHz/300kHz operation (5V/3.3V SMPS switching frequencies, respectively.) |
| 3 | VCC | Analog Supply Voltage Input for PWM Core. Bypass to GND with a 1µF ceramic capacitor. |
| 4 | EN_LDO | LDO Enable Input. The LDO is enabled if EN_LDO is within logic high level and disabled if EN_LDO is less than the logic low level. |
| 5 | NC | No connect. |
| 6 | VIN | Power-Supply Input. VIN is used for the constant-on-time PWM on-time one-shot circuits. VIN is also used to power the linear regulators. The linear regulators are powered by SMPS1 if OUT1 is set greater than 4.78V and BYP is tied to OUT1. Connect VIN to the battery input and bypass with a $1\mu F$ capacitor. |
| 7 | LDO | Linear-Regulator Output. LDO can provide a total of 100mA external loads. The LDO regulate at 5V If LDOREFIN is connected to GND. When the LDO is set at 5V and BYP is within 5V switchover threshold, the internal regulator shuts down and the LDO output pin connects to BYP through a 0.7Ω switch. The LDO regulate at $3.3V$ if LDOREFIN is connected to VCC. When the LDO is set at $3.3V$ and BYP is within $3.3V$ switchover threshold, the internal regulator shuts down and the LDO output pin connects to BYP through a 1.5Ω switch. Bypass LDO output with a minimum of 4.7μ F ceramic. |
| 8 | LDOREFIN | LDO Reference Input. Connect LDOREFIN to GND for fixed 5V operation. Connect LDOREFIN to VCC for fixed 3.3V operation. LDOREFIN can be used to program LDO output voltage from 0.7V to 4.5V. LDO output is two times the voltage of LDOREFIN. There is no switchover in adjustable mode. |
| 9 | ВҮР | BYP is the switchover source voltage for the LDO when LDOREFIN connected to GND or VCC. Connect BYP to 5V if LDOREFIN is tied GND. Connect BYP to 3.3V if LDOREFIN is tied to VCC. |
| 10 | OUT1 | SMPS1 Output Voltage-Sense Input. Connect to the SMPS1 output. OUT1 is an input to the Constant on-time-PWM on-time one-shot circuit. It also serves as the SMPS1 feedback input in fixed-voltage mode. |
| 11 | FB1 | SMPS1 Feedback Input. Connect FB1 to GND for fixed 5V operation. Connect FB1 to VCC for fixed 1.5V operation Connect FB1 to a resistive voltage-divider from OUT1 to GND to adjust the output from 0.7V to 5.5V. |
| 12 | ILIM1 | SMPS1 Current-Limit Adjustment. The GND-PHASE1 current-limit threshold is 1/10th the voltage seen at ILIM1 over a 0.2V to 2V range. There is an internal 5μA current source from VCC to ILIM1. Connect ILIM1 to REF for a fixed 200mV threshold. The logic current limit threshold is default to 100mV value if ILIM1 is higher than VCC - 1V. |
| 13 | POK1 | SMPS1 Power-Good Open-Drain Output. POK1 is low when the SMPS1 output voltage is more than 10% below the normal regulation point or during soft-start. POK1 is high impedance when the output is in regulation and the soft-start circuit has terminated. POK1 is low in shutdown. |
| 14 | EN1 | SMPS1 Enable Input. The SMPS1 is enabled if EN1 is greater than the logic high level and disabled if EN1 is less than the logic low level. If EN1 is connected to REF, the SMPS1 starts after the SMPS2 reaches regulation (delay start). Drive EN1 below 0.8V to clear fault level and reset the fault latches. |
| 15 | UGATE1 | High-Side MOSFET Floating Gate-Driver Output for SMPS1. UGATE1 swings between PHASE1 and BOOT1. |
| 16 | PHASE1 | Inductor Connection for SMPS1. PHASE1 is the internal lower supply rail for the UGATE1 high-side gate driver. PHASE1 is the current-sense input for the SMPS1. |
| 17 | BOOT1 | Boost Flying Capacitor Connection for SMPS1. Connect to an external capacitor according to the typical application circuits (Figure 62 and Figure 63). See "MOSFET Gate Drivers (UGATE_, LGATE_)" on page 27. |
| 18 | LGATE1 | SMPS1 Synchronous-Rectifier Gate-Drive Output. LGATE1 swings between GND and PVCC. |
| 19 | PVCC | PVCC is the supply voltage for the low-side MOSFET driver LGATE Connect a 5V power source to the PVCC pin (bypass with 1 μ F MLCC capacitor to PGND if necessary). There is internal 10 Ω connecting PVCC to VCC. Make sure that both VCC and PVCC are bypassed with 1 μ F MLCC capacitors. |
| 20 | NC | No connect. |
| 21 | GND | Analog Ground for both SMPS_ and LDO. Connect externally to the underside of the exposed pad. |
| 22 | PGND | Power Ground for SMPS_ controller. Connect PGND externally to the underside of the exposed pad. |
| 23 | LGATE2 | SMPS2 Synchronous-Rectifier Gate-Drive Output. LGATE2 swings between GND and PVCC. |

FN6418.1 March 16, 2007 intersil

Pin Descriptions (Continued)

| PIN | NAME | FUNCTION |
|-----|--------|--|
| 24 | BOOT2 | Boost Flying Capacitor Connection for SMPS2. Connect to an external capacitor according to the typical application circuits (Figure 62 and Figure 63). See "MOSFET Gate Drivers (UGATE_, LGATE_)" on page 27. |
| 25 | PHASE2 | Inductor Connection for SMPS2. PHASE2 is the internal lower supply rail for the UGATE2 high-side gate driver. PHASE2 is the current-sense input for the SMPS2. |
| 26 | UGATE2 | High-Side MOSFET Floating Gate-Driver Output for SMPS2. UGATE1 swings between PHASE2 and BOOT2. |
| 27 | EN2 | SMPS2 Enable Input. The SMPS2 is enabled if EN2 is greater than the logic high level and disabled if EN2 is less than the logic low level. If EN2 is connected to REF, the SMPS2 starts after the SMPS1 reaches regulation (delay start). Drive EN2 below 0.8V to clear fault level and reset the fault latches. |
| 28 | POK2 | SMP2 Power-Good Open-Drain Output. POK2 is low when the SMPS2 output voltage is more than 10% below the normal regulation point or during soft-start. POK2 is high impedance when the output is in regulation and the soft-start circuit has terminated. POK2 is low in shutdown. |
| 29 | SKIP# | Low-Noise Mode Control. Connect SKIP# to GND for normal Idle-Mode (pulse-skipping) operation or to VCC for PWM mode (fixed frequency). Connect to REF or leave floating for ultrasonic skip mode operation. |
| 30 | OUT2 | SMPS2 Output Voltage-Sense Input. Connect to the SMPS2 output. OUT2 is an input to the Constant on-time-PWM on-time one-shot circuit. It also serves as the SMPS2 feedback input in fixed-voltage mode. |
| 31 | ILIM2 | SMPS2 Current-Limit Adjustment. The GND-PHASE1 current-limit threshold is 1/10th the voltage seen at ILIM2 over a 0.2V to 2V range. There is an internal 5µA current source from VCC to ILIM2. Connect ILIM2 to REF for a fixed 200mV. The logic current limit threshold is default to 100mV value if ILIM2 is higher than VCC - 1V. |
| 32 | REFIN2 | Output voltage control for SMPS2. Connect REFIN2 to VCC for fixed 3.3V. Connect REFIN2 to a 3.3V supply for fixed 1.05V. REFIN2 can be used to program SMPS2 output voltage from 0.5V to 2.50V. SMPS2 output voltage is 0V if REFIN2 < 0.5V. |

Typical Performance Curves




FIGURE 1. V_{OUT2} = 1.05V EFFICIENCY vs LOAD (300kHz)




FIGURE 2. V_{OUT1} = 1.5V EFFICIENCY vs LOAD (200kHz)




FIGURE 3. V_{OUT2} = 3.3V EFFICIENCY vs LOAD (500kHz)




FIGURE 5. V_{OUT2} = 1.05V REGULATION vs LOAD (300kHz)




FIGURE 7. V_{OUT2} = 3.3V REGULATION vs LOAD (500kHz)




FIGURE 4. VOUT1 = 5V EFFICIENCY vs LOAD (400kHz)




FIGURE 6. V_{OUT1} = 1.5V REGULATION vs LOAD (200kHz)




FIGURE 8. V_{OUT1} = 5V REGULATION vs LOAD (400kHz)

Circuit of Figure 62 and Figure 63, no load on LDO, OUT1, OUT2, and REF, V_{IN} = 12V, EN2 = EN1 = VCC, VBYP = 5V, PVCC = 5V, V_{EN_LDO} = 5V, V_{AB} = -40°C to +100°C, unless otherwise noted. Typical values are at V_{AB} = +25°C. **(Continued)**




FIGURE 9. V_{OUT2} = 1.05V POWER DISSIPATION vs LOAD (300kHz)




FIGURE 11. V_{OUT2} = 3.3V POWER DISSIPATION vs LOAD (500kHz)




FIGURE 13. $V_{OUT2} = 1.05V$ OUTPUT VOLTAGE REGULATION vs V_{IN} (PWM MODE)

10




FIGURE 10. V_{OUT1} = 1.5V POWER DISSIPATION vs LOAD (200kHz)




FIGURE 12. V_{OUT1} = 5V POWER DISSIPATION vs LOAD (400kHz)




FIGURE 14. $V_{OUT2} = 1.05V$ OUTPUT VOLTAGE REGULATION vs V_{IN} (SKIP MODE)




FIGURE 15. V_{OUT1} = 1.5V OUTPUT VOLTAGE REGULATION vs V_{IN} (PWM MODE)




FIGURE 16. $V_{OUT1} = 1.5V$ OUTPUT VOLTAGE REGULATION vs V_{IN} (SKIP MODE)




FIGURE 17. V_{OUT2} = 3.3V OUTPUT VOLTAGE REGULATION vs V_{IN} (PWM MODE)




FIGURE 18. V_{OUT2} = 3.3V OUTPUT VOLTAGE REGULATION vs V_{IN} (SKIP MODE)




FIGURE 19. V_{OUT1} = 5V OUTPUT VOLTAGE REGULATION vs V_{IN} (PWM MODE)




FIGURE 20. V_{OUT1} = 5V OUTPUT VOLTAGE REGULATION vs V_{IN} (SKIP MODE)




FIGURE 21. V_{OUT2} = 1.05V FREQUENCY vs LOAD




FIGURE 22. V_{OUT2} = 1.05V RIPPLE vs LOAD




FIGURE 23. V_{OUT1} = 1.5V FREQUENCY vs LOAD




FIGURE 24. V_{OUT1} = 1.5V RIPPLE vs LOAD




FIGURE 25. V_{OUT2} = 3.3V FREQUENCY vs LOAD




FIGURE 26. $V_{OUT2} = 3.3V$ RIPPLE vs LOAD




FIGURE 27. V_{OUT1} = 5V FREQUENCY vs LOAD




FIGURE 28. V_{OUT1} = 5V RIPPLE vs LOAD




FIGURE 29. LDO OUTPUT 5V vs LOAD




FIGURE 30. LDO OUTPUT 3.3V vs LOAD




FIGURE 31. PWM NO LOAD INPUT CURRENT vs V_{IN} (EN = EN2 = EN_LDO = VCC)




FIGURE 32. SKIP NO LOAD INPUT CURRENT vs V_{IN} (EN1 = EN2 = EN_LDO = VCC)




FIGURE 33. STANDBY INPUT CURRENT vs V_{IN} (EN = EN2 = 0, EN_LDO = VCC)




FIGURE 34. SHUTDOWN INPUT CURRENT vs V_{IN} (EN = EN2 = EN_LDO = 0)




FIGURE 35. START-UP V_{OUT1} = 5V (NO LOAD, SKIP MODE)




FIGURE 36. START-UP V_{OUT1} = 5V (NO LOAD, PWM MODE)




FIGURE 37. START-UP V_{OUT1} = 5V (FULL LOAD, PWM MODE)




FIGURE 38. START-UP V_{OUT2} = 3.3V (NO LOAD, SKIP MODE)




FIGURE 39. START-UP V_{OUT1} = 3.3V (NO LOAD, PWM MODE)




FIGURE 40. START-UP $V_{OUT1} = 3.3V$ (FULL LOAD, PWM MODE)




FIGURE 41. DELAYED START-UP ($V_{OUT1} = 5V, V_{OUT2} = 3.3V,$ EN1 = REF)




FIGURE 42. DELAYED START-UP ($V_{OUT1} = 5V, V_{OUT2} = 3.3V,$ EN2 = REF)




FIGURE 43. SHUTDOWN ($V_{OUT1} = 5V, V_{OUT2} = 3.3V,$ EN2 = REF)




FIGURE 44. LOAD TRANSIENT V_{OUT1} = 5V




FIGURE 45. LOAD TRANSIENT V_{OUT1} = 5V (SKIP)




FIGURE 46. LOAD TRANSIENT $V_{OUT1} = 3.3V$ (PWM)




FIGURE 47. LOAD TRANSIENT V_{OUT1} = 3.3V (SKIP)




FIGURE 48. LDO TRACKING TO LDOREFIN




FIGURE 49. START-UP V_{OUT1} = 1.5V (NO LOAD, SKIP MODE)




FIGURE 50. START-UP V_{OUT1} = 1.5V (NO LOAD, PWM MODE)S




FIGURE 51. START-UP V_{OUT1} = 1.5V (FULL LOAD, PWM MODE)




FIGURE 52. START-UP $V_{OUT2} = 1.05V$ (NO LOAD, SKIP MODE)




FIGURE 53. START-UP $V_{OUT1} = 1.05V$ (NO LOAD, PWM MODE)




FIGURE 54. START-UP V_{OUT1} = 1.05V (FULL LOAD, PWM MODE)




FIGURE 55. DELAYED START-UP ($V_{OUT1} = 1.5V$, $V_{OUT2} = 1.05V$, EN1 = REF)




FIGURE 56. DELAYED START-UP ($V_{OUT1} = 1.5V$, $V_{OUT2} = 1.05V$, EN2 = REF)




FIGURE 58. LOAD TRANSIENT V_{OUT1} = 1.5V (PWM)




FIGURE 60. LOAD TRANSIENT V_{OUT1} = 1.05V (PWM)




FIGURE 57. SHUTDOWN ($V_{OUT1} = 1.5V$, $V_{OUT2} = 1.05V$, EN2 = REF)




FIGURE 59. LOAD TRANSIENT V_{OUT1} = 1.5V (SKIP)




FIGURE 61. LOAD TRANSIENT V_{OUT1} = 1.05V (SKIP)

Typical Application Circuits

The typical application circuits (Figures 62 and 63) generate the typical 5V/7A, 3.3V/11A, 1.25V/5A, static voltage/10A, 1.5V/5A, and 1.05V/5A supplies found in a notebook computer. The input supply range is 5.5V to 25V.

Detailed Description

The ISL6237 dual-buck, BiCMOS, switch-mode power-supply controller generates logic supply voltages for notebook computers. The ISL6237 is designed primarily for battery-powered applications where high efficiency and low-quiescent supply current are critical. The ISL6237 provides a pin-selectable switching frequency, allowing operation for 200kHz/300kHz, 400kHz/300kHz, or 400kHz/500kHz on the SMPSs.

Light-load efficiency is enhanced by automatic Idle-Mode operation, a variable-frequency pulse-skipping mode that reduces transition and gate-charge losses. Each step-down, power-switching circuit consists of two N-Channel MOSFETs, a rectifier, and an LC output filter. The output voltage is the average AC voltage at the switching node, which is regulated by changing the duty cycle of the MOSFET switches. The gate-drive signal to the N-Channel high-side MOSFET must exceed the battery voltage, and is provided by a flying-capacitor boost circuit that uses a 100nF capacitor connected to BOOT_.

Both SMPS1 and SMPS2 PWM controllers consist of a triple-mode feedback network and multiplexer, a multi-input PWM comparator, high-side and low-side gate drivers and logic. In addition, SMPS2 can also use REFIN2 to track its output from 0.5V to 2.5V. The ISL6237 contains fault-protection circuits that monitor the main PWM outputs for undervoltage and overvoltage conditions. A power-on sequence block controls the power-up timing of the main PWMs and monitors the outputs for undervoltage faults. The ISL6237 includes an adjustable low drop-out linear regulator. The bias generator blocks include the linear regulator, a 2V precision reference and automatic bootstrap switchover circuit.

The synchronous-switch gate drivers are directly powered from PVCC, while the high-side switch gate drivers are indirectly powered from PVCC through an external capacitor and an internal Schottky diode boost circuit.

An automatic bootstrap circuit turns off the LDO linear regulator and powers the device from BYP if LDOREFIN is set to GND or VCC. See Table 1.

TABLE 1. LDO OUTPUT VOLTAGE TABLE

| LDO VOLTAGE | CONDITIONS | COMMENT |
|----------------|----------------------------------|---------------------------|
| VOLTAGE at BYP | LDOREFIN < 0.3V, BYP > 4.63V | Internal LDO is disabled. |
| VOLTAGE at BYP | LDOREFIN > VCC - 1V, BYP > 3V | Internal LDO is disabled. |

TABLE 1. LDO OUTPUT VOLTAGE TABLE (Continued)

| LDO VOLTAGE | CONDITIONS | COMMENT |
|--------------|----------------------------------|-------------------------|
| 5V | LDOREFIN < 0.3V, BYP < 4.63V | Internal LDO is active. |
| 3.3V | LDOREFIN > VCC - 1V, BYP < 3V | Internal LDO is active. |
| 2 x LDOREFIN | 0.35V < LDOREFIN < 2.25V | Internal LDO is active. |

FREE-RUNNING, CONSTANT ON-TIME PWM CONTROLLER WITH INPUT FEED-FORWARD

The constant on-time PWM control architecture is a pseudo-fixed-frequency, constant on-time, current-mode type with voltage feed forward. The constant on-time PWM control architecture relies on the output ripple voltage to provide the PWM ramp signal; thus the output filter capacitor's ESR acts as a current-feedback resistor. The high-side switch on-time is determined by a one-shot whose period is inversely proportional to input voltage and directly proportional to output voltage. Another one-shot sets a minimum off-time (300ns typ). The on-time one-shot triggers when the following conditions are met: the error comparator's output is high, the synchronous rectifier current is below the current-limit threshold, and the minimum off time one-shot has timed out. The controller utilizes the valley point of the output ripple to regulate and determine the off time.

On-Time One-Shot (t_{ON})

Each PWM core includes a one-shot that sets the high-side switch on-time for each controller. Each fast, low-jitter, adjustable one-shot includes circuitry that varies the on-time in response to battery and output voltage. The high-side switch on-time is inversely proportional to the battery voltage as measured by the VIN input and proportional to the output voltage. This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator. The benefit of a constant switching frequency is that the frequency can be selected to avoid noise-sensitive frequency regions:

$$t_{ON} = \frac{K(V_{OUT} + I_{LOAD} \cdot r_{DSON(LOWERQ)})}{V_{IN}}$$
 (EQ. 1)

See Table 2 for approximate K- factors. Switching frequency increases as a function of load current due to the increasing drop across the synchronous rectifier, which causes a faster inductor-current discharge ramp. On-times translate only roughly to switching frequencies. The on-times guaranteed in the Electrical Characteristics are influenced by switching delays in the external high-side power MOSFET. Also, the dead-time effect increases the effective on-time, reducing the switching frequency. It occurs only in PWM mode (SKIP# = VCC) and during dynamic output voltage transitions when the inductor current reverses at light or negative load currents. With reversed inductor current, the inductor's EMF causes PHASE to go high earlier than normal, extending the on-time by a period equal to the UGATE-rising dead time.

TABLE 2. APPROXIMATE K-FACTOR ERRORS


| SMPS | SWITCHING FREQUENCY (kHz) | K-FACTOR (µs) | APPROXIMATE K-FACTOR ERROR (%) |
|---|---------------------------------|---------------|--------------------------------------|
| (t _{ON} = GND, REF, or OPEN), VOUT1 | 400 | 2.5 | ±10 |
| (t _{ON} = GND), VOUT2 | 500 | 2.0 | ±10 |
| (t _{ON} = VCC), VOUT1 | 200 | 5.0 | ±10 |
| (t _{ON} = VCC, REF, or OPEN), VOUT2 | 300 | 3.3 | ±10 |

For loads above the critical conduction point, the actual switching frequency is:

$$f = \frac{V_{OUT} + V_{DROP1}}{t_{ON}(V_{IN} + V_{DROP2})}$$
 (EQ. 2)


where:

- V_{DROP1} is the sum of the parasitic voltage drops in the inductor discharge path, including synchronous rectifier, inductor, and PC board resistances
- V_{DROP2} is the sum of the parasitic voltage drops in the charging path, including high-side switch, inductor, and PC board resistances
- t_{ON} is the on-time calculated by the ISL6237



| FREQUENCY-DEPENDENT COMPONENTS | | | |
|--------------------------------|-----------------------|--|--|
| 1.25V/1.05V SMPS SWITCHING | t _{ON} = VCC | | |
| FREQUENCY | 200kHz/300kHz | | |
| L ₁ | 3.3µH | | |
| L ₂ | 2.7µH | | |
| C ₂ | 2 x 330μF | | |
| C ₁₁ | 330µF | | |

FIGURE 62. ISL6237 TYPICAL GFX APPLICATION CIRCUIT



| FREQUENCY-DEPENDENT COMPONENTS | | | | |
|--------------------------------|-----------------------|--|--|--|
| 1.5V/1.05V SMPS | t _{ON} = VCC | | | |
| SWITCHING FREQUENCY | 200kHz/300kHz | | | |
| L ₁ | 3.3µH | | | |
| L ₂ | 2.7µH | | | |
| C ₂ | 330µF | | | |
| C ₁₁ | 330µF | | | |

FIGURE 63. ISL6237 TYPICAL SYSTEM REGULATOR APPLICATION CIRCUIT




FIGURE 64. DETAIL FUNCTIONAL DIAGRAM ISL6237





FIGURE 65. PWM CONTROLLER (ONE SIDE ONLY)

Automatic Pulse-Skipping Switchover (Idle Mode)

In Idle Mode (SKIP# = GND), an inherent automatic switchover to PFM takes place at light loads. This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current's zero crossing. This mechanism causes the threshold between pulse-skipping PFM and non skipping PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation (also known as the critical conduction point):

$$I_{LOAD(SKIP)} = \frac{K \cdot V_{OUT}}{2 \cdot L} \frac{V_{IN} - V_{OUT}}{V_{IN}}$$
 (EQ. 3)

where K is the on-time scale factor (see "On-Time One-Shot (t_{ON}) " on page 19). The load-current level at which PFM/PWM crossover occurs, $I_{LOAD(SKIP)}$, is equal to half the peak-to-peak ripple current, which is a function of the inductor value (Figure 66). For example, in the ISL6237 typical application circuit with $V_{OUT1} = 5V$, $V_{IN} = 12V$, $L = 7.6\mu H$, and $K = 5\mu s$, switchover to pulse-skipping operation occurs at $I_{LOAD} = 0.96A$ or about on-fifth full load. The crossover point occurs at an even lower value if a swinging (soft-saturation) inductor is used.






FIGURE 67. ULTRASONIC CURRENT WAVEFORMS

The switching waveforms may appear noisy and asynchronous when light loading causes pulse-skipping operation, but this is a normal operating condition that results in high light-load efficiency. Trade-offs in PFM noise vs light-load efficiency are made by varying the inductor value. Generally, low inductor values produce a broader efficiency vs load curve, while higher values result in higher full-load efficiency (assuming that the coil resistance remains fixed) and less output voltage ripple. Penalties for using higher inductor values include larger physical size and degraded load-transient response (especially at low input-voltage levels).

DC output accuracy specifications refer to the trip level of the error comparator. When the inductor is in continuous conduction, the output voltage has a DC regulation higher than the trip level by 50% of the ripple. In discontinuous conduction (SKIP# = GND, light load), the output voltage has a DC regulation higher than the trip level by approximately 1.0% due to slope compensation.

Forced-PWM Mode

The low-noise, forced-PWM (SKIP# = VCC) mode disables the zero-crossing comparator, which controls the low-side switch on-time. Disabling the zero-crossing detector causes the low-side, gate-drive waveform to become the complement of the high-side, gate-drive waveform. The inductor current reverses at light loads as the PWM loop strives to maintain a duty ratio of V_{OUT}/V_{IN}. The benefit of forced-PWM mode is to keep the switching frequency fairly constant, but it comes at a cost: the no-load battery current can be 10mA to 50mA, depending on switching frequency and the external MOSFETs.

Forced-PWM mode is most useful for reducing audio-frequency noise, improving load-transient response, providing sink-current capability for dynamic output voltage adjustment, and improving the cross-regulation of multiple-output applications that use a flyback transformer or coupled inductor.

Enhanced Ultrasonic Mode (25kHz (min) Pulse Skipping)

Leaving SKIP# unconnected or connecting SKIP# to REF activates a unique pulse-skipping mode with a minimum switching frequency of 25kHz. This ultrasonic pulse-skipping mode eliminates audio-frequency modulation that would otherwise be present when a lightly loaded controller automatically skips pulses. In ultrasonic mode, the controller automatically transitions to fixed-frequency PWM operation when the load reaches the same critical conduction point (ILOAD(SKIP)).

An ultrasonic pulse occurs when the controller detects that no switching has occurred within the last 20µs. Once triggered, the ultrasonic controller pulls LGATE high, turning on the low-side MOSFET to induce a negative inductor

current. After FB drops below the regulation point, the controller turns off the low-side MOSFET (LGATE pulled low) and triggers a constant on-time (UGATE driven high). When the on-time has expired, the controller re-enables the low-side MOSFET until the controller detects that the inductor current dropped below the zero-crossing threshold. Starting with a LGATE pulse greatly reduces the peak output voltage when compared to starting with a UGATE pulse, as long as VFB < VREF, LGATE is off and UGATE is on, similar to pure SKIP mode.

Reference and Linear Regulator (REF and LDO)

The 2V reference (REF) is accurate to $\pm 1\%$ over temperature, making REF useful as a precision system reference. Bypass REF to GND with a $0.1\mu F$ (min) capacitor. REF can supply up to $50\mu A$ for external loads.

An internal regulator produces a fixed 5V (LDOREFIN < 0.2V) or 3.3V (LDOREFIN > VCC - 1V). In an adjustable mode, the LDO output can be set from 0.7V to 4.5V. The LDO output voltage is equal to two times the LDOREFIN voltage. The LDO regulator can supply up to 100mA for external loads. Bypass LDO with a minimum 4.7µF ceramic capacitor. When the LDOREFIN < 0.2V and BYP voltage is 5V, the LDO bootstrap-switchover to an internal 0.7Ω P-channel MOSFET switch connects BYP to LDO pin while simultaneously shutting down the internal linear regulator. These actions bootstrap the device, powering the loads from the BYP input voltages, rather than through internal linear regulators from the battery. Similarly, when the BYP = 3.3V and LDOREFIN = VCC, the LDO bootstrap-switchover to an internal 1.5 Ω p-channel MOSFET switch connects BYP to LDO pin while simultaneously shutting down the internal linear regulator. No switchover action in adjustable mode.

Current-Limit Circuit (ILIM_) with $r_{DS(ON)}$ Temperature Compensation

The current-limit circuit employs a "valley" current-sensing algorithm. The ISL6237 uses the on-resistance of the synchronous rectifier as a current-sensing element. If the magnitude of the current-sense signal at PHASE_ is above the current-limit threshold, the PWM is not allowed to initiate a new cycle. The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the current-limit threshold, inductor value and input and output voltage.

For lower power dissipation, the ISL6237 uses the on-resistance of the synchronous rectifier as the current-sense element. Use the worst-case maximum value for $r_{DS(ON)}$ from the MOSFET data sheet. Add some margin for the rise in $r_{DS(ON)}$ with temperature. A good general rule is to allow 0.5% additional resistance for each °C of

26

temperature rise. The ISL6237 controller has a built-in 5µA current source as shown in Figure 69. Place the hottest power MOSFETs as close to the IC as possible for best thermal coupling. The current limit varies with the onresistance of the synchronous rectifier. When combined with the undervoltage-protection circuit, this current-limit method is effective in almost every circumstance.

A negative current limit prevents excessive reverse inductor currents when VOUT sinks current. The negative current-limit threshold is set to approximately 120% of the positive current limit and therefore tracks the positive current limit when ILIM_ is adjusted. The current-limit threshold is adjusted with an external resistor for ISL6237 at ILIM_. The current-limit threshold adjustment range is from 20mV to 200mV. In the adjustable mode, the current-limit threshold voltage is 1/10th the voltage at ILIM_. The voltage at ILIM pin is the product of $5\mu A * R_{ILIM}$. The threshold defaults to 100mV when ILIM_ is connected to VCC. The logic threshold for switch-over to the 100mV default value is approximately VCC - 1V.

The PC board layout guidelines should be carefully observed to ensure that noise and DC errors do not corrupt the current-sense signals at PHASE_.




FIGURE 68. "VALLEY" CURRENT LIMIT THRESHOLD POINT




FIGURE 69. CURRENT LIMIT BLOCK DIAGRAM

MOSFET Gate Drivers (UGATE_, LGATE_)

The UGATE_ and LGATE_ gate drivers sink 2.0A and 3.3A respectively of gate drive, ensuring robust gate drive for high-current applications. The UGATE_ floating high-side MOSFET drivers are powered by diode-capacitor charge pumps at BOOT_. The LGATE_ synchronous-rectifier drivers are powered by PVCC.

The internal pull-down transistors that drive LGATE_ low have a 0.6Ω typical on-resistance. These low on-resistance pull-down transistors prevent LGATE_ from being pulled up during the fast rise time of the inductor nodes due to capacitive coupling from the drain to the gate of the low-side synchronous-rectifier MOSFETs. However, for high-current applications, some combinations of high- and low-side MOSFETs may cause excessive gate-drain coupling, which leads to poor efficiency and EMI-producing shoot-through currents. Adding a 1Ω resistor in series with BOOT_ increases the turn-on time of the high-side MOSFETs at the expense of efficiency, without degrading the turn-off time (Figure 70).

Adaptive dead-time circuits monitor the LGATE_ and UGATE_ drivers and prevent either FET from turning on until the other is fully off. This algorithm allows operation without shoot-through with a wide range of MOSFETs, minimizing delays and maintaining efficiency. There must be low-resistance, low-inductance paths from the gate drivers to the MOSFET gates for the adaptive dead-time circuit to work properly. Otherwise, the sense circuitry interprets the MOSFET gate as "off" when there is actually charge left on the gate. Use very short, wide traces measuring 10 to 20 squares (50 mils to 100 mils wide if the MOSFET is 1" from the device).




FIGURE 70. REDUCING THE SWITCHING-NODE RISE TIME

Boost-Supply Capacitor Selection (Buck)

The boost capacitor should be $0.1\mu F$ to $4.7\mu F$, depending on the input and output voltages, external components, and PC board layout. The boost capacitance should be as large as possible to prevent it from charging to excessive voltage, but small enough to adequately charge during the minimum low-side MOSFET conduction time, which happens at

27

maximum operating duty cycle (this occurs at minimum input voltage). The minimum gate to source voltage ($V_{GS(MIN)}$) is determined by:

$$V_{GS(MIN)} = PVCC \cdot \frac{C_{BOOT}}{C_{BOOT} + C_{GS}}$$
 (EQ. 4)

where:

- PVCC is 5V
- . CGS is the gate capacitance of the high-side MOSFET

Boost-Supply Refresh Monitor

In pure skip mode, the converter frequency can be very low with little to no output loading. This produces very long off times, where leakage can bleed down the BOOT capacitor voltage. If the voltage falls too low, the converter may not be able to turn on UGATE when the output voltage falls to the reference. To prevent this, the ISL6237 monitors the BOOT capacitor voltage, and if it falls below 3V, it initiates an LGATE pulse, which will refresh the BOOT voltage.

POR, UVLO, and Internal Digital Soft-Start

Power-on reset (POR) occurs when VIN rises above approximately 3V, resetting the undervoltage, overvoltage, and thermal-shutdown fault latches. PVCC undervoltage-lockout (UVLO) circuitry inhibits switching when PVCC is below 4V. LGATE_ is low during UVLO. The output voltages begin to ramp up once PVCC exceeds its 4V UVLO and REF is in regulation. The internal digital soft-start timer begins to ramp up the maximum-allowed current limit during start-up. The 1.7ms ramp occurs in five steps. The step size are 20%, 40%, 60%, 80% and 100% of the positive current limit value.

Power-Good Output (POK_)

The POK_ comparator continuously monitors both output voltages for undervoltage conditions. POK_ is actively held low in shutdown, standby, and soft-start. POK1 releases and digital soft-start terminates when VOUT1 outputs reach the error-comparator threshold. POK1 goes low if VOUT1 output turns off or is 10% below its nominal regulation point. POK1 is a true open-drain output. Likewise, POK2 is used to monitor VOUT2.

Fault Protection

The ISL6237 provides overvoltage/undervoltage fault protection in the buck controllers. Once activated, the controller continuously monitors the output for undervoltage and overvoltage fault conditions.

OVERVOLTAGE PROTECTION

When the output voltage of VOUT1 is 11% (16% for VOUT2) above the set voltage, the overvoltage fault protection activates. This latches on the synchronous rectifier MOSFET with 100% duty cycle, rapidly discharging the output capacitor until the negative current limit is achieved. Once

negative current limit is met, UGATE is turned on for a minimum on-time, followed by another LGATE pulse until negative current limit. This effectively regulates the discharge current at the negative current limit in an effort to prevent excessively large negative currents that cause potentially damaging negative voltages on the load. Once an overvoltage fault condition is set, it can only be reset by toggling SHDN#, EN_, or cycling VIN (POR).

UNDERVOLTAGE PROTECTION

When the output voltage drops below 70% of its regulation voltage for at least 100µs, the controller sets the fault latch and begins the discharge mode (see the following Shutdown and Output Discharge sections). UVP is ignored for at least 20ms (typical), after start-up or after a rising edge on EN_. Toggle EN_ or cycle VIN (POR) to clear the undervoltage fault latch and restart the controller. UVP only applies to the buck outputs.

THERMAL PROTECTION

The ISL6237 has thermal shutdown to protect the devices from overheating. Thermal shutdown occurs when the die temperature exceeds +150°C. All internal circuitry shuts down during thermal shutdown. The ISL6237 may trigger thermal shutdown if LDO_ is not bootstrapped from OUT_ while applying a high input voltage on VIN and drawing the maximum current (including short circuit) from LDO_. Even if LDO_ is bootstrapped from OUT_, overloading the LDO_ causes large power dissipation on the bootstrap switches, which may result in thermal shutdown. Cycling EN_, EN_LDO, or VIN (POR) ends the thermal-shutdown state.

Discharge Mode (Soft-Stop)

When a transition to standby or shutdown mode occurs, or the output undervoltage fault latch is set, the outputs discharge to GND through an internal 25Ω switch. The reference remains active to provide an accurate threshold and to provide overvoltage protection.

Shutdown Mode

The ISL6237 SMPS1, SMPS2 and LDO have independent enabling control. Drive EN1, EN2 and EN_LDO below the precise input falling-edge trip level to place the ISL6237 in its low-power shutdown state. The ISL6237 consumes only $20\mu A$ of quiescent current while in shutdown. Both SMPS outputs are discharged to 0V through a 25Ω switch.

Power-Up Sequencing and On/Off Controls (EN)

EN1 and EN2 control SMPS power-up sequencing. EN1 or EN2 rising above 2.4V enables the respective outputs. EN1 or EN2 falling below 1.6V disables the respective outputs.

Connecting EN1 or EN2 to REF will force its outputs off while the other output is below regulation. The sequenced SMPS will start once the other SMPS reaches regulation. The second SMPS remains on until the first SMPS turns off, the device shuts down, a fault occurs or PVCC goes into undervoltage lockout. Both supplies begin their power-down sequence immediately when the first supply turns off. Driving EN_ below 0.8V clears the overvoltage, undervoltage and thermal fault latches.

TABLE 3. OPERATING-MODE TRUTH TABLE

| MODE | CONDITION | COMMENT |
|----------------------------|---|---|
| Power-Up | PVCC < UVLO threshold. | Transitions to discharge mode after a VIN POR and after REF becomes valid. LDO and REF remain active. |
| Run | EN_LDO = high, EN1 or EN2 enabled. | Normal operation |
| Overvoltage Protection | Either output > 111% (VOUT1) or 116% (VOUT2) of nominal level. | LGATE_ is forced high. LDO and REF are active. Exited by a VIN POR, or by toggling EN1 or EN2. |
| Undervoltage Protection | Either output < 70% of nominal after 20ms time-out expires and output is enabled. | The internal 25 Ω switch turns on. LDO and REF are active. Exited by a VIN POR or by toggling EN1 or EN2. |
| Discharge | Either SMPS output is still high in either standby mode or shutdown mode | Discharge switch (25 Ω) connects OUT_ to GND. One output may still run while the other is in discharge mode. Activates when PVCC is in UVLO, or transition to UVLO, standby, or shutdown has begun. LDO and REF active. |
| Standby | EN1, EN2 < startup threshold, EN_LDO = High | LDO and REF are active. |
| Shutdown | EN1, EN2, EN_LDO = low | Discharge switch (25Ω) connects OUT_ to PGND. All circuitry off. |
| Thermal Shutdown | T _J > +150°C | All circuitry off. Exited by VIN POR or cycling EN |

intersil FN6418.1

| VEN_LDO | VEN1 (V) | VEN2 (V) | LDO | SMPS1 | SMPS2 |
|---------------|----------|----------|-----|------------------------|------------------------|
| LOW | LOW | LOW | OFF | OFF | OFF |
| ">2.5" → HIGH | LOW | LOW | ON | OFF | OFF |
| ">2.5" → HIGH | HIGH | HIGH | ON | ON | ON |
| ">2.5" → HIGH | HIGH | LOW | ON | ON | OFF |
| ">2.5" → HIGH | LOW | HIGH | ON | OFF | ON |
| ">2.5" → HIGH | HIGH | REF | ON | ON | ON (AFTER SMPS1 IS UP) |
| ">2.5" → HIGH | REF | HIGH | ON | ON (AFTER SMPS2 IS UP) | ON |

TABLE 4. SHUTDOWN AND STANDBY CONTROL LOGIS

Adjustable-Output Feedback (Dual-Mode FB)

Connect FB1 to GND to enable the fixed 5V or tie FB1 to VCC to set the fixed 1.5V output. Connect a resistive voltage-divider at FB1 between OUT1 and GND to adjust the respective output voltage between 0.7V and 5.5V (Figure 71). Choose R_2 to be approximately 10k and solve for R_1 using Equation 5.

$$R_{1} = R_{2} \cdot \left(\frac{V_{OUT1}}{V_{FB1}} - 1\right)$$
 (EQ. 5)

where $V_{FB1} = 0.7V$ nominal.

Likewise, connect REFIN2 to VCC to enable the fixed 3.3V or tie REFIN2 to a 3.3V supply to set the fixed 1.05V output. Set REFIN2 from 0 to 2.50V for SMPS2 tracking mode (Figure 72)

$$R3 = R4 \cdot \left(\frac{VR}{V_{OUT2}} - 1\right) \tag{EQ. 6}$$

where:

• VR = 2V nominal (if tied to REF)

Design Procedure

Establish the input voltage range and maximum load current before choosing an inductor and its associated ripple-current ratio (LIR). The following four factors dictate the rest of the design:

- Input Voltage Range. The maximum value (V_{IN(MAX)})
 must accommodate the maximum AC adapter voltage.
 The minimum value (V_{IN(MIN)}) must account for the
 lowest input voltage after drops due to connectors, fuses
 and battery selector switches. Lower input voltages result
 in better efficiency.
- Maximum Load Current. The peak load current (I_{LOAD(MAX)}) determines the instantaneous component stress and filtering requirements and thus drives output capacitor selection, inductor saturation rating and the design of the current-limit circuit. The continuous load current (I_{LOAD}) determines the thermal stress and drives the selection of input capacitors, MOSFETs and other critical heat-contributing components.

- Switching Frequency. This choice determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage and MOSFET switching losses.
- 4. Inductor Ripple Current Ratio (LIR). LIR is the ratio of the peak-peak ripple current to the average inductor current. Size and efficiency trade-offs must be considered when setting the inductor ripple current ratio. Low inductor values cause large ripple currents, resulting in the smallest size, but poor efficiency and high output noise. Also, total output ripple above 3.5% of the output regulation will cause controller to trigger out-of-bound condition. The minimum practical inductor value is one that causes the circuit to operate at critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size-reduction benefit.

The ISL6237 pulse-skipping algorithm (SKIP# = GND) initiates skip mode at the critical conduction point, so the inductor's operating point also determines the load current at which PWM/PFM switchover occurs. The optimum LIR point is usually found between 25% and 50% ripple current.




FIGURE 71. SETTING V_{OUT1} WITH A RESISTOR DIVIDER




FIGURE 72. SETTING V_{OUT2} WITH A VOLTAGE DIVIDER FOR TRACKING

Inductor Selection

The switching frequency (on-time) and operating point (% ripple or LIR) determine the inductor value as follows:

$$L = \frac{V_{OUT_}(V_{IN} + V_{OUT_})}{V_{IN} \cdot f \cdot LIR \cdot I_{LOAD(MAX)}}$$
(EQ. 7)

Example: $I_{LOAD(MAX)} = 5A$, $V_{IN} = 12V$, $V_{OUT2} = 5V$, f = 200kHz, 35% ripple current or LIR = 0.35:

$$L = \frac{5V(12V - 5V)}{12V \cdot 200kHz \cdot 0.35 \cdot 5A} = 8.3 \mu H \tag{EQ. 8}$$

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice. The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$IPEAK = I_{LOAD(MAX)} + [(LIR/2) \cdot I_{LOAD(MAX)}]$$
 (EQ. 9)

The inductor ripple current also impacts transient response performance, especially at low V_{IN} - V_{OUT-} differences. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The peak amplitude of the output transient (V_{SAG}) is also a function of the maximum duty factor, which can be calculated from the on-time and minimum off-time:

$$V_{SAG} = \frac{(\Delta I_{LOAD(MAX)})^{2} \cdot L\left(K\left(\frac{V_{OUT-}}{V_{IN}} + t_{OFF(MIN)}\right)\right)}{2 \cdot C_{OUT} \cdot V_{OUT}\left[K\left(\frac{V_{IN} - V_{OUT}}{V_{IN}}\right) - t_{OFF(MIN)}\right]}$$
(EQ. 10)

where minimum off-time = $0.35\mu s$ (max) and K is from Table 2.

Determining the Current Limit

The minimum current-limit threshold must be great enough to support the maximum load current when the current limit is at the minimum tolerance value. The valley of the inductor current occurs at I_{LOAD(MAX)} minus half of the ripple current; therefore:

$$I_{LIMIT(LOW)} > I_{LOAD(MAX)} - [(LIR/2) \cdot I_{LOAD(MAX)}]$$
 (EQ. 11)

where: $I_{LIMIT(LOW)}$ = minimum current-limit threshold voltage divided by the $r_{DS(ON)}$ of Q2/Q4.

Use the worst-case maximum value for $r_{DS(ON)}$ from the MOSFET Q2/Q4 data sheet and add some margin for the rise in $r_{DS(ON)}$ with temperature. A good general rule is to allow 0.2% additional resistance for each °C of temperature rise.

Examining the 5A circuit example with a maximum $r_{DS(ON)} = 5m\Omega$ at room temperature. At +125°C reveals the following:

$$I_{LIMIT(LOW)} = (25 mV) / ((5 m\Omega \times 1.2) > 5 A - (0.35/2) 5 A) \tag{EQ. 12} \label{eq:lower}$$

4.17A is greater than the valley current of 4.12A, so the circuit can easily deliver the full-rated 5A using the 30mV nominal current-limit threshold voltage.

Output Capacitor Selection

The output filter capacitor must have low enough equivalent series resistance (ESR) to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements. The output capacitance must also be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions without tripping the overvoltage fault latch. In applications where the output is subject to large load transients, the output capacitor's size depends on how much ESR is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$R_{SER} \le \frac{V_{DIP}}{I_{LOAD(MAX)}}$$
 (EQ. 14)

where V_{DIP} is the maximum-tolerable transient voltage drop. In non-CPU applications, the output capacitor's size depends on how much ESR is needed to maintain an acceptable level of output voltage ripple:

$$R_{ESR} \le \frac{V_{P-P}}{L_{IR} \cdot I_{LOAD(MAX)}}$$
 (EQ. 15)

where V_{P-P} is the peak-to-peak output voltage ripple. The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by

intersil FN6418.1

capacitance value (this is true of tantalum, OS-CON, and other electrolytic-type capacitors).

When using low-capacity filter capacitors such as polymer types, capacitor size is usually determined by the capacity required to prevent VSAG and VSOAR from tripping the undervoltage and overvoltage fault latches during load transients in ultrasonic mode.

For low input-to-output voltage differentials (V_{IN}/ V_{OUT} < 2), additional output capacitance is required to maintain stability and good efficiency in ultrasonic mode. The amount of overshoot due to stored inductor energy can be calculated

$$V_{SOAR} = \frac{I_{PEAK}^{2} \cdot L}{2 \cdot C_{OUT} \cdot V_{OUT}}$$
 (EQ. 16)

where IPEAK is the peak inductor current.

Input Capacitor Selection

The input capacitors must meet the input-ripple-current (I_{RMS}) requirement imposed by the switching current. The ISL6237 dual switching regulator operates at different frequencies. This interleaves the current pulses drawn by the two switches and reduces the overlap time where they add together. The input RMS current is much smaller in comparison than with both SMPSs operating in phase. The input RMS current varies with load and the input voltage.

The maximum input capacitor RMS current for a single SMPS is given by:

$$I_{RMS} \approx I_{LOAD} \left(\frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}} \right)$$
 (EQ. 17)

When $V_{IN} = 2 \cdot V_{OUT} \ (D = 50\%)$, IRMS has maximum current of $I_{LOAD}/2$.

The ESR of the input-capacitor is important for determining capacitor power dissipation. All the power (I_{RMS}² x ESR) heats up the capacitor and reduces efficiency. Nontantalum chemistries (ceramic or OS-CON) are preferred due to their low ESR and resilience to power-up surge currents. Choose input capacitors that exhibit less than +10°C temperature rise at the RMS input current for optimal circuit longevity. Place the drains of the high-side switches close to each other to share common input bypass capacitors.

Power MOSFET Selection

Most of the following MOSFET guidelines focus on the challenge of obtaining high load-current capability (>5A) when using high-voltage (>20V) AC adapters. Low-current applications usually require less attention.

Choose a high-side MOSFET (Q1/Q3) that has conduction losses equal to the switching losses at the typical battery voltage for maximum efficiency. Ensure that the conduction losses at the minimum input voltage do not exceed the package thermal limits or violate the overall thermal budget.

Ensure that conduction losses plus switching losses at the maximum input voltage do not exceed the package ratings or violate the overall thermal budget.

Choose a synchronous rectifier (Q2/Q4) with the lowest possible r_{DS(ON)}. Ensure the gate is not pulled up by the high-side switch turning on due to parasitic drain-to-gate capacitance, causing cross-conduction problems. Switching losses are not an issue for the synchronous rectifier in the buck topology since it is a zero-voltage switched device when using the buck topology.

MOSFET Power Dissipation

Worst-case conduction losses occur at the duty-factor extremes. For the high-side MOSFET, the worst-case power dissipation (PD) due to the MOSFET's rDS(ON) occurs at the minimum battery voltage:

$$PD(Q_{H} | Resistance) = \left(\frac{V_{OUT_{-}}}{V_{IN(MIN)}}\right) (I_{LOAD})^{2} \cdot r_{DS(ON)}$$
 (EQ. 18)

Generally, a small high-side MOSFET reduces switching losses at high input voltage. However, the r_{DS(ON)} required to stay within package power-dissipation limits often limits how small the MOSFET can be. The optimum situation occurs when the switching (AC) losses equal the conduction (r_{DS(ON)}) losses.

Switching losses in the high-side MOSFET can become an insidious heat problem when maximum battery voltage is applied, due to the squared term in the CV2f switching-loss equation. Reconsider the high-side MOSFET chosen for adequate r_{DS(ON)} at low battery voltages if it becomes extraordinarily hot when subjected to V_{IN(MAX)}.

Calculating the power dissipation in NH (Q1/Q3) due to switching losses is difficult since it must allow for quantifying factors that influence the turn-on and turn-off times. These factors include the internal gate resistance, gate charge, threshold voltage, source inductance, and PC board layout characteristics. The following switching-loss calculation provides only a very rough estimate and is no substitute for bench evaluation, preferably including verification using a thermocouple mounted on NH (Q1/Q3):

$$PD(Q_{H} Switching) = (V_{IN(MAX)})^{2} \left(\frac{C_{RSS} \cdot f_{SW} \cdot I_{LOAD}}{I_{GATE}}\right)$$
(EQ. 19

where C_{RSS} is the reverse transfer capacitance of Q_H (Q1/Q3) and IGATE is the peak gate-drive source/sink current.

For the synchronous rectifier, the worst-case power dissipation always occurs at maximum battery voltage:

$$PD(Q_L) = \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right) I_{LOAD}^2 \cdot r_{DS(ON)}$$
 (EQ. 20)

The absolute worst case for MOSFET power dissipation occurs under heavy overloads that are greater than

int<u>ersil</u> FN6418.1 March 16, 2007

I_{LOAD(MAX)} but are not quite high enough to exceed the current limit and cause the fault latch to trip. To protect against this possibility, "overdesign" the circuit to tolerate:

$$I_{LOAD} = I_{LIMIT(HIGH)} + ((LIR)/2) \cdot I_{LOAD(MAX)}$$
 (EQ. 21)

where I_{LIMIT(HIGH)} is the maximum valley current allowed by the current-limit circuit, including threshold tolerance and resistance variation.

Rectifier Selection

Current circulates from ground to the junction of both MOSFETs and the inductor when the high-side switch is off. As a consequence, the polarity of the switching node is negative with respect to ground. This voltage is approximately -0.7V (a diode drop) at both transition edges while both switches are off (dead time). The drop is $I_{L} \cdot r_{DS(ON)}$ when the low-side switch conducts.

The rectifier is a clamp across the synchronous rectifier that catches the negative inductor swing during the dead time between turning the high-side MOSFET off and the synchronous rectifier on. The MOSFETs incorporate a high-speed silicon body diode as an adequate clamp diode if efficiency is not of primary importance. Place a Schottky diode in parallel with the body diode to reduce the forward voltage drop and prevent the Q2/Q4 MOSFET body diodes from turning on during the dead time. Typically, the external diode improves the efficiency by 1% to 2%. Use a Schottky diode with a DC current rating equal to one-third of the load current. For example, use an MBR0530 (500mA-rated) type for loads up to 1.5A, a 1N5817 type for loads up to 3A, or a 1N5821 type for loads up to 10A. The rectifier's rated reverse breakdown voltage must be at least equal to the maximum input voltage, preferably with a 20% derating factor.

Applications Information

Dropout Performance

The output voltage-adjust range for continuous-conduction operation is restricted by the nonadjustable 350ns (max) minimum off-time one-shot. Use the slower 5V SMPS for the higher of the two output voltages for best dropout performance in adjustable feedback mode. The duty-factor limit must be calculated using worst-case values for on- and off-times, when working with low input voltages. Manufacturing tolerances and internal propagation delays introduce an error to the TON K-factor. Also, keep in mind that transient-response performance of buck regulators operated close to dropout is poor, and bulk output capacitance must often be added (see Equation 10 on page 30).

The absolute point of dropout occurs when the inductor current ramps down during the minimum off-time (ΔI_{DOWN}) as much as it ramps up during the on-time (ΔI_{UP}) . The ratio $h=\Delta I_{UP}/\Delta I_{DOWN}$ indicates the ability to slew the inductor current higher in response to increased load, and must always be greater than 1. As h approaches 1, the absolute minimum

dropout point, the inductor current is less able to increase during each switching cycle and V_{SAG} greatly increases unless additional output capacitance is used.

A reasonable minimum value for h is 1.5, but this can be adjusted up or down to allow trade-offs between V_{SAG} , output capacitance and minimum operating voltage. For a given value of h, the minimum operating voltage can be calculated as:

$$V_{IN(MIN)} = \frac{(V_{OUT_{-}} + V_{DROP})}{1 - (\frac{t_{OFF(MIN)} \cdot h}{K})} + V_{DROP2} - V_{DROP1}$$
 (EQ. 22)

where V_{DROP1} and V_{DROP2} are the parasitic voltage drops in the discharge and charge paths (see "On-Time One-Shot (t_{ON}) " on page 19), $t_{OFF(MIN)}$ is from *Electrical Specifications on page 3* and K is taken from Table 2. The absolute minimum input voltage is calculated with h = 1.

Operating frequency must be reduced or h must be increased and output capacitance added to obtain an acceptable V_{SAG} if calculated $V_{IN(MIN)}$ is greater than the required minimum input voltage. Calculate V_{SAG} to be sure of adequate transient response if operation near dropout is anticipated.

Dropout Design Example:

ISL6237: With V_{OUT2} = 5V, fsw = 400kHz, K = 2.25µs, $t_{OFF(MIN)}$ = 350ns, V_{DROP1} = V_{DROP2} = 100mV, and h = 1.5, the minimum V_{IN} is:

$$V_{IN(MIN)} = \frac{(5V + 0.1V)}{1 - \left(\frac{0.35\mu s \cdot 1.5}{2.25\mu s}\right)} + 0.1V - 0.1V = 6.65V \qquad \text{(EQ. 23)}$$

Calculating with h = 1 yields:

$$V_{\text{IN(MIN)}} = \frac{(5V + 0.1V)}{1 - \left(\frac{0.35 \mu s \cdot 1}{2.25 \mu s}\right)} + 0.1V - 0.1V = 6.04V$$
 (EQ. 24)

Therefore, V_{IN} must be greater than 6.65V. A practical input voltage with reasonable output capacitance would be 7.5V.

PC Board Layout Guidelines

Careful PC board layout is critical to achieve minimal switching losses and clean, stable operation. This is especially true when multiple converters are on the same PC board where one circuit can affect the other. Refer to the ISL6237 Evaluation Kit data sheet for a specific layout example.

Mount all of the power components on the top side of the board with their ground terminals flush against one another, if possible. Follow these guidelines for good PC board layout:

 Isolate the power components on the top side from the sensitive analog components on the bottom side with a ground shield. Use a separate PGND plane under the OUT1 and OUT2 sides (called PGND1 and PGND2). Avoid the introduction of AC currents into the PGND1 and PGND2

intersil FN6418.1

ground planes. Run the power plane ground currents on the top side only, if possible.

- Use a star ground connection on the power plane to minimize the crosstalk between OUT1 and OUT2.
- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
- Keep the power traces and load connections short. This
 practice is essential for high efficiency. Using thick copper
 PC boards (2oz vs 1oz) can enhance full-load efficiency
 by 1% or more. Correctly routing PC board traces must be
 approached in terms of fractions of centimeters, where a
 single mΩ of excess trace resistance causes a
 measurable efficiency penalty.
- PHASE_ (ISL6237) and GND connections to the synchronous rectifiers for current limiting must be made using Kelvin-sense connections to guarantee the current-limit accuracy with 8-pin SO MOSFETs. This is best done by routing power to the MOSFETs from outside using the top copper layer, while connecting PHASE_ traces inside (underneath) the MOSFETs.
- When trade-offs in trace lengths must be made, it is preferable to allow the inductor charging path to be made longer than the discharge path. For example, it is better to allow some extra distance between the input capacitors and the high-side MOSFET than to allow distance between the inductor and the synchronous rectifier or between the inductor and the output filter capacitor.
- Ensure that the OUT_ connection to COUT_ is short and direct. However, in some cases it may be desirable to deliberately introduce some trace length between the OUT_ connector node and the output filter capacitor.
- Route high-speed switching nodes (BOOT_, UGATE_, PHASE_, and LGATE_) away from sensitive analog areas (REF, ILIM_, and FB_). Use PGND1 and PGND2 as an EMI shield to keep radiated switching noise away from the IC's feedback divider and analog bypass capacitors.
- Make all pin-strap control input connections (SKIP#, ILIM_, etc.) to GND or VCC of the device.

Lavout Procedure

Place the power components first with ground terminals adjacent (Q2/Q4 source, CIN_, COUT_). If possible, make all these connections on the top layer with wide, copper-filled areas.

Mount the controller IC adjacent to the synchronous rectifier MOSFETs close to the hottest spot, preferably on the back side in order to keep UGATE_, GND, and the LGATE_ gate drive lines short and wide. The LGATE_ gate trace must be short and wide, measuring 50 mils to 100 mils wide if the MOSFET is 1" from the controller device.

Group the gate-drive components (BOOT_ capacitor, VIN bypass capacitor) together near the controller device.

Make the DC/DC controller ground connections as follows:


- 1. Near the device, create a small analog ground plane.
- 2. Connect the small analog ground plane to GND and use the plane for the ground connection for the REF and VCC bypass capacitors, FB dividers and ILIM resistors (if any).
- Create another small ground island for PGND and use the plane for the VIN bypass capacitor, placed very close to the device.
- Connect the GND and PGND planes together at the metal tab under device.

On the board's top side (power planes), make a star ground to minimize crosstalk between the two sides. The top-side star ground is a star connection of the input capacitors and synchronous rectifiers. Keep the resistance low between the star ground and the source of the synchronous rectifiers for accurate current limit. Connect the top-side star ground (used for MOSFET, input, and output capacitors) to the small island with a single short, wide connection (preferably just a via). Create PGND islands on the layer just below the top-side layer (refer to the ISL6237 EV kit for an example) to act as an EMI shield if multiple layers are available (highly recommended). Connect each of these individually to the star ground via, which connects the top side to the PGND plane. Add one more solid ground plane under the device to act as an additional shield, and also connect the solid ground plane to the star ground via.

Connect the output power planes (VCORE and system ground planes) directly to the output filter capacitor positive and negative terminals with multiple vias.

intersil FN6418.1

Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)



L32.5x5B
32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
(COMPLIANT TO JEDEC MO-220VHHD-2 ISSUE C

| | MILLIMETERS | | | |
|--------|-------------|----------|------|-------|
| SYMBOL | MIN | NOMINAL | MAX | NOTES |
| Α | 0.80 | 0.90 | 1.00 | - |
| A1 | - | - | 0.05 | - |
| A2 | - | - | 1.00 | 9 |
| A3 | | 0.20 REF | | 9 |
| b | 0.18 | 0.23 | 0.30 | 5,8 |
| D | | 5.00 BSC | | |
| D1 | 4.75 BSC | | | 9 |
| D2 | 3.15 | 3.30 | 3.45 | 7,8 |
| Е | 5.00 BSC | | | - |
| E1 | 4.75 BSC | | | 9 |
| E2 | 3.15 | 3.30 | 3.45 | 7,8 |
| е | 0.50 BSC | | | - |
| k | 0.25 | - | - | - |
| L | 0.30 | 0.40 | 0.50 | 8 |
| L1 | - | - | 0.15 | 10 |
| N | 32 | | | 2 |
| Nd | 8 | | 3 | |
| Ne | 8 | | 3 | |
| Р | - | - | 0.60 | 9 |
| θ | - | - | 12 | 9 |

Rev. 1 10/02

NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on each D and E.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- Features and dimensions A2, A3, D1, E1, P & θ are present when Anvil singulation method is used and not present for saw singulation.
- Depending on the method of lead termination at the edge of the package, a maximum 0.15mm pull back (L1) maybe present. L minus L1 to be equal to or greater than 0.3mm.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com