

### 1Mx16 Bits x 4 Banks Synchronous DRAM

### **FEATURES**

- Single 3.3V power supply
- Fully Synchronous to positive Clock Edge
- Clock Frequency = 100, 83MHz
- SDRAM CAS Latentency = 3 (100MHz), 2 (83MHz)
- Burst Operation
  - Sequential or Interleave
  - Burst length = programmable 1,2,4,8 or full page
  - Burst Read and Write
  - Multiple Burst Read and Single Write
- DATA Mask Control per byte
- Auto Refresh (CBR) and Self Refresh
  - 4096 refresh cycles across 64ms
- Automatic and Controlled Precharge Commands
- Suspend Mode and Power Down Mode
- Industrial Temperature Range

### FIG. 1 PIN CONFIGURATIONS

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						5
	DQ0 [] Vccq [] DQ1 [] DQ3 [] DQ3 [] DQ4 [] Vccq [] DQ5 [] DQ6 [] Vccq [] DQ6 [] Vccq [] DQ6 [] UQ7 [] UQ7 [] UQ7 [] UQ7 [] UQ4 [] CAS# [] CAS# [] BA0 [] BA1 [] A10/AP [] A1 [] A1 [] A3 []	$\begin{array}{c} 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 8\\ 9\\ 10\\ 11\\ 12\\ 13\\ 14\\ 15\\ 16\\ 17\\ 18\\ 19\\ 20\\ 21\\ 22\\ 23\\ 24\\ 25\\ 26\end{array}$	TERMINAL CONNECTIONS	(TOP VEIW)	$\begin{array}{c} 53\\52\\51\\50\\49\\48\\47\\46\\45\\44\\43\\42\\41\\40\\398\\37\\36\\35\\34\\33\\22\\31\\30\\29\end{array}$	

### DESCRIPTION

The EDI416S4030A is 67,108,864 bits of synchronous high data rate DRAM organized as 4 x 1,048,576 words x 16 bits. Synchronous design allows precise cycle control with the use of system clock, I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

Available in a 54 pin TSOP type II package the EDI416S4030A is tested over the industrial temp range (-40C to +85C) providing a solution for rugged main memory applications.

#### **PIN DESCRIPTION**

A0-11	Address Inputs				
BA0, BA1	Bank Select Address				
CE#	Chip Select				
WE#	Write Enable				
СК	Clock Input				
CKE	Clock Enable				
DQ0-15	Data Input/Output				
L(U)DQM	Data Input/Output Mask				
RAS#	Row Address Strobe				
CAS#	Column Address Strobe				
Vcc	Power (+3.3V ±10%)				
Vccq	Data Output Power				
Vss	Ground				
Vssq	Data Output Ground				
NC	No Connection				

### White Electronic Designs \_\_\_\_\_

Symbol	Туре	Signal	Polarity	Function
СК	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CK signal when high and deactivates the CK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
CE#	Input	Pulse	Active Low	CE# disable or enable device operation by masking or enabling all inputs except CK, CKE and DQM.
RAS#, CAS#, WE#	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, CAS#, RAS#, and WE# define the operation to be WE executed by the SDRAM.
BA0, BA1	Input	Level	-	Selects which SDRAM bank is to be active.
A0-11, A10/AP	Input	Level	-	During a Bank Activate command cycle, A0-11 defines the row address (RA0-11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-7 defines the column address (CA0-7) when sampled at the rising clock edge. In addition to the row address, A10/AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If A10/AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged . If A10/AP is low, autoprecharge is disabled. During a Precharge command cycle, A10/AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If A10/AP is high, all banks will be precharged regardless of the state of BA0, BA1. If A10/AP is low, then BA0, BA1 is used to define which bank to precharge.
DQ0-15	Input/Output	Level	-	Data Input/Output are multiplexed on the same pins.
L(U)DQM	Input	Pulse	Mask Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the Write operation if DQM is high.
Vcc, Vss	Supply			Power and ground for the input buffers and the core logic.
Vccq, Vssq	Supply			Isolated power and ground for the output buffers to improve noise immunity.



Absolute Maximum Ratings									
Parameter	Symbol	Min	Max	Unit					
Power Supply Voltage	Vcc	-1.0	+4.6	V					
Input Voltage	Vin	-1.0	+4.6	V					
Output Voltage	Vout	-1.0	+4.6	V					
Operating Temperature	TOPR	-40	+85	°C					
Storage Temperature	Tstg	-55	+125	°C					
Power Disspation	PD		1.0	W					
Short Circuit Output Current	los		50	mA					

Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Recommended Operating Conditions (Voltage Referenced to: Vss = 0V, TA = -40°C to +85°C)

Parameter	Symbol	Min	Тур	Max	Unit	Notes		
Supply Voltage	Vcc	3.0	3.3	3.6	V			
Input High Voltage	VIH	2.0	3.0	Vcc+0.3	V			
Input Low Voltage	VIL	-0.3	—	+0.8	V			
Output High Voltage	Vон	2.4		_	V	(Іон=-2mA)		
Output Low Voltage	Vol	—	—	0.4	V	(loL=2mA)		
Input Leakage Voltage	lι	-5	—	5	μA			
Output Leakage Voltage	lol	-5	—	5	μA			

#### Capacitance (T<sub>A</sub> = 25°C, f = 1MHz, V<sub>CC</sub> = 3.0V to 3.6V)

( ) /		,	
Parameter	Symbol	Max	Unit
Input Capacitance (A0-11, BA0-1)	CI1	4	pF
Input Capacitance (CK, CKE, RAS#, CAS# WE#, CE#, DQM)	Cı2	4	pF
Input/Output Capacitance (DQ0-15)	Соит	5	pF

### **OPERATING CURRENT CHARACTERISTICS**

 $(V_{CC} = 3.6V, T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Test Conditions	-10	-12	Notes
Operating Current (One Bank Active)	lcc1	Burst Length = 1, $t_{RC} \ge t_{RC}$ =min	140	125	1
Operating Current (Burst Mode)	Icc4	Page Burst, 2 banks active, tccp = 2 clocks	200	165	1
Precharge Standby Current in Power Down Mode	Icc2P	$CKE \le V_{IL}$ (MAX), tcc = 15ns	2	2	
	lcc2PS	CKE, CK ≤ V <sub>IL</sub> (MAX), tcc =∞, Input Stable	2	2	
Precharge Standby Current in Non-Power Down	lcc1N	CKE = V <sub>IH</sub> , t <sub>CC</sub> = 15ns. Input Change every 30ns	50	50	
Mode	lcc1NS	$CKE \le V_{H}$ (MIN), tcc = $\infty$ , No Input Change	35	35	
Active Standby Current in Non-Power Down	Icc3P	$CKE \le V_{IL}$ (MAX), tcc = 15ns	12	12	
Mode	lcc3PS	$CKE \le V_{IL}$ (MAX), tcc = $\infty$	12	12	
Active Standby Current in Power Down Mode	Icc2N	CKE = V <sub>IH</sub> , t <sub>CC</sub> = 15ns, Input Change every 30ns	30	30	
	lcc2NS	$CKE \le V_{H}$ (MIN), tcc = $\infty$ , No Input Change	20	20	
Refresh Current	Icc5	t <sub>RC</sub> ≥ t <sub>RC</sub> (Min)	210	210	2
Self Refresh Current	Icc6	CKE ≤ 0.2V	3	3	

NOTE:

1. Measured with outputs open.

Refresh period is 64ms. 2.

### AC CHARACTERISTICS

### **OPERATING AC PARAMETERS**

()	Vcc = 3.3V	to 3.6V, T/	₄ = -40°C to	+85°C)	
----	------------	-------------	--------------	--------	--

Parameter		Symbol		-10	-	-12	Units	Notes
			Min	Max	Min	Max	1	
Clock Cycle Time	CAS latency = 3	tcc	10	1000	12	1000	ns	1
	CAS latency = 2		13	1000	15	1000	ns	]
Clock to Valid Output Delay		tsac		7		8	ns	1, 2
Output Dta Hold Time		tон	3		3		ns	2
Clock High Pulse Width		tсн	3.5		4.0		ns	3
Clock Low Pulse Width		tcL	3.5		4.0		ns	3
Input Setup Time	out Setup Time		2.5		3		ns	3
Input Hold Time		tsн	1		1		ns	3
Clock to Output in Low-Z		tsız	1		1		ns	2
Clock to Output in High-Z		tsнz		7		8	ns	
Row Active to Row Active Dela	iy	<b>t</b> RRD	20		24		ns	4
RAS# to CAS# Delay		trcd	24		26		ns	4
Row Precharge Time		t <sub>RP</sub>	24		26		ns	4
Row Active Time		tras	50	100,000	60	100,000	ns	4
Row Cycle Time-Operation		trc	80		90		ns	4
Row Cycle Time-Auto Refresh		<b>t</b> RFC	80		90		ns	4, 8
Last Data In to New Column A	ddress Delay	tcdl	1		1		CK	5
Last Data In to Row Precharge	9	trol	1		1		CK	5
Last Data In to Burst Stop		t <sub>BDL</sub>	1		1		CK	5
Colunm Address to Column Ad	ldress Delay	tccp	1		1		CK	6
Number of Valid Output Data	CAS latency = 3		2		2		ea	7
	CAS latency = 2		1		1		1	

NOTES:

1. Parameters depend on programmed CAS latency.

2. If clock rise time is longer than 1ns, (trise/2 - 0.5ns) should be added to the parameter.

3. Assumed input RISE and fall time = 1ns. If tRISE & tFALL are longer than 1ns, [(tRISE + tFALL)/2]-1ns should be added to the parameter.

4. The minimum number of clock cycles required is determined by dividing the minimum time required by the clock cycle time and then rounding up to the next higher integer.

5. Minimum delay is required to complete write.

6. All devices allow every cycle column address changes.

7. In case of row precharge interrupt, auto precharge and read burst stop.

8. A new command may be given  $t_{RFC}$  after self refresh exit.

### **REFRESH CYCLE PARAMETERS**

Parameter	Symbol	-1	-10		-12		Notes
		Min	Max	Min	Max		
Refresh Period	tref	-	64	-	64	ms	1, 2
Self Refresh Exit Time	tsrex	trfc	-	trfc	-	ns	3

NOTES:

1. 4096 cycles.

2. Any time that the Refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to "wake-up" the device.

3. The self refresh is exited by restarting the external clock and then asserting CKE high. This must be followed by NOPs for a minimum time of tarc before the SDRAM reaches idle state to begin normal operation.



### CLOCK FREQUENCY AND LATENCY PARAMETERS = 100MHz

(UNITS = NUMBER OF CLOCKS)

Frequency	CAS Latency	trc	tras	t <sub>RP</sub>	trrd	trcd	tccp	tcol	trdl
		80ns	50ns	24ns	20ns	24ns	10ns	10ns	10ns
100MHz (10ns)	3	8	5	3	2	3	1	1	1
83MHz (12ns)	3	7	5	2	2	2	1	1	1
75MHz (12ns)	2	6	4	2	2	2	1	1	1
66MHz (15ns)	2	6	4	2	2	2	1	1	1

### CLOCK FREQUENCY AND LATENCY PARAMETERS = 83MHz

(UNITS = NUMBER OF CLOCKS)

Frequency	CAS Latency	trc	tras	t <sub>RP</sub>	trrd	trcd	tccp	tcoL	trdl
		90ns	60ns	26ns	24ns	26ns	12ns	12ns	12ns
83MHz (12ns)	3	8	5	3	2	3	1	1	1
75MHz (12ns)	3	7	5	2	2	2	1	1	1
66MHz (15ns)	2	6	4	2	2	2	1	1	1



### White Electronic Designs \_\_\_\_\_

### **COMMAND TRUTH TABLE**

		С	KE									
	Command	Previous Cycle	Current Cycle	CE#	RAS#	CAS#	WE#	DQM	BA	A10/AP	A11, A9-0	Notes
Register	Mode Register Set	Н	Х	L	L	L	L	Х		OP CC	DE	
Refresh	Auto(CBR)	Н	Н	L	L	L	Н	Х	Х	Х	Х	
	Entry Self	]	L	1								
Precharge	Single Bank	Н	Х	L	L	Н	L	Х	BA	L	Х	2
	All Banks	1							Х	н	Х	
Bank Activate		Н	Х	L	L	Н	Н	Х	BA	Row	Address	2
Write	Auto Precharge Disable	Н	Х	L	Н	L	L	Х	BA	L	Column	2
	Auto Precharge Enable	Н								Н	Address	2
Read	Auto Precharge Disable	Н	Х	L	Н	L	Н	Х	BA	L	Column	2
	Auto Precharge Enable									Н	Address	2
Burst Stop	-	Н	Х	L	Н	Н	L	Х	Х	Х	Х	3
No Operation		Н	Х	L	Н	Н	Н	Х	Х	Х	Х	
Device Deselect		Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	
Clock Suspend/S	Standby Mode	L	Х	Х	Х	Х	Х	Х	Х	Х	Х	4
Data	Write/Output Enable	Н	Х	Х	Х	Х	Х	L	Х	Х	Х	5
	Mask/Output Disable	1						Н	1			5
Power Down	Entry	Х	L	Н	Х	Х	Х	Х	Х	Х	Х	6
Mode	Exit	1	Н	1								6

(X = Don't Care, H = Logic High, L = Logic Low)

NOTES:

1. All of the SDRAM operations are defined by states of CE#, WE#, RAS#, CAS#, and DQM at the positive rising edge of the clock.

2. Bank Select (BA), if BA0, BA1 = 0, 0 then bank A is selected, if BA0, BA1 = 1, 0 then bank B, if BA0, BA1 = 0, 1 then bank C, if BA0, BA1 = 1, 1 then bank D is selected, respectively.

3. During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS latency.

4. During normal access mode, CKE is held high and CK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock delay is required for mode entry and exit.

5. The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency).

6. All banks must be precharged before entering the Power Down Mode. The Power Down Mode does not perform any Refresh operations, therefore the device can't remain in this mode longer than the Refresh period (tree) of the device. One clock delay is required for mode entry and exit.



COMMAND	TRUTH	TABLE
	11.0111	

	C	KE			Com	mand				Neter
Current State	Previous	Current	CE#	RAS#	CAS#	WE#	BA	A0-11	Action	Notes
Self Refresh	Н	Х	Х	Х	Х	Х	Х	Х	INVALID	1
	L	Н	Н	Х	Х	Х	Х	Х	Exit Self Refresh with Device Deselect	2
	L	Н	L	Н	Н	Н	Х	Х	Exit Self Refresh with No Operation	2
	L	Н	L	н	н	L	Х	Х	ILLEGAL	2
	L	Н	L	н	L	Х	Х	Х	ILLEGAL	2
	L	Н	L	L	Х	Х	Х	Х	ILLEGAL	2
	L	L	Х	Х	Х	Х	Х	Х	Maintain Self Refresh	
Power Down	Н	Х	Х	Х	Х	Х	Х	Х	INVALID	1
	L	Н	Н	Х	Х	Х	Х	Х	Power Down Mode Exit, all bank idle	2
	L	Н	L	Х	Х	Х	Х	Х	ILLEGAL	2
	L	L	Х	Х	Х	Х	Х	Х	Maintain Power Down Mode	
All Banks Idle	Н	Н	Н	Х	Х	Х			Refer to the Idle State section of the	3
	Н	Н	L	Н	Х	Х			Current State Truth Table	
	Н	Н	L	L	Н	Х				
	Н	Н	L	L	L	Н	Х	Х	CBR Refresh	
	Н	Н	L	L	L	L	0	P Code	Mode Register Set	4
	Н	L	Н	X	Х	Х			Refer to the Idle State section of the	3
	Н	L	L	Н	Х	Х			Current State Truth Table	
	Н	L	L	L	Н	Х				
	Н	L	L	L	L	Н	Х	Х	Entry Self Refresh	4
	Н	L	L	L	L	L	0	P Code	Mode Register Set	
	L	Х	Х	Х	Х	Х	Х	Х	Power Down	4
Any State other than listed above	Н	Н	Х	Х	Х	Х	Х	Х	Refer to the Operations in the Current State Truth Table	
	Н	L	Х	Х	Х	Х	Х	Х	Begin Clock Suspend next cycle	5
	L	Н	Х	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle	
	L	L	Х	Х	Х	Х	Х	Х	Maintain Clock Suspend	

NOTES:

1. For the given Current State CKE must be low in the previous cycle.

 When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE (tCKS) must be satisfied before any command other than Exit is issued.

3. The address inputs (A11-0) depend on the command that is issued. See the Idle State section of the Current State Truth Table for more information.

4. The Power Down Mode, Self Refresh Mode, and the Mode Register Set can only be entered from the all banks idle state. Must be a legal command as defined in the Current State Truth Table.



### White Electronic Designs \_\_\_\_\_

### **CURRENT STATE TRUTH TABLE**

Current						Command		Antina	Not-
State	CE#	RAS#	CAS#	WE#	BA	A11, A10/AP-A0	Description	Action	Note
ldle	L	L	L	L		OP Code	Mode Register Set	Set the Mode Register	2
	L	L	L	Н	Х	Х	Auto or Self Refresh Start	Auto or Self Refresh	2,3
	L	L	н	L	Х	Х	Precharge	No Operation	
	L	L	н	Н	BA	Row Address	Bank Activate	Activate the specified bank and row	
	L	н	L	L	BA	Column	Write w/o Precharge	ILLEGAL	4
	L	н	L	Н	BA	Column	Read w/o Precharge	ILLEGAL	4
	L	Н	Н	L	Х	Х	Burst Termination	No Operation	
	L	Н	Н	Н	Х	Х	No Operation	No Operation	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation or Power Down	5
Row Active	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	Precharge	6
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	7,8
	L	Н	L	Н	BA	Column	Read	Start Read; Determine if Auto Precharge	7,8
	L	Н	Н	L	Х	Х	Burst Termination	No Operation	
	L	Н	Н	Н	Х	Х	No Operation	No Operation	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation	
Read	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	н	L	Х	Х	Precharge	Terminate Burst; Start the Precharge	
	L	L	н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	н	L	L	BA	Column	Write	Terminate Burst; Start the Write cycle	8,
	L	н	L	Н	BA	Column	Read	Terminate Burst; Start a new Read cycle	8,
	L	Н	Н	L	Х	Х	Burst Termination	Terminate the Burst	
	L	н	н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	
Write	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	Terminate Burst; Start the Prechage	
	L	L	н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	н	L	L	BA	Column	Write	Terminate Burst; Start a new Write cycle	8,9
	L	Н	L	Н	BA	Column	Read	Terminate Burst; Start the Read cycle	8,
	L	н	Н	L	Х	Х	Burst Termination	Terminate the Burst	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	
Read	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
with Auto	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
Precharge	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Column	Write	ILLEGAL	
	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	



### **CURRENT STATE TRUTH TABLE (CONT.)**

Current					(	Command		Action	Notes
State	CE#	RAS#	CAS#	WE#	BA	A11, A10/AP-A0	Description	Action	Notes
Write	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
with Auto	L	L	L	Н	Х	X Auto or Self Refresh ILLEGAL			
Precharge L L H		Н	L	Х	Х	Precharge	ILLEGAL	4	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Column	Write	ILLEGAL	
	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	X     X     Device Deselect     Continue the Burst		Continue the Burst		
Precharging	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	No Operation; Bank(s) idle after tRP	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Column	Write	ILLEGAL	4
	L	Н	L	Н	BA	Column	Read	ILLEGAL	4
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; Bank(s) idle after tRP	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Bank(s) idle after tRP	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Bank(s) idle after tRP	
Row	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
Activating	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4,10
	L	Н	L	L	BA	Column	Write	ILLEGAL	4
	L	Н	L	Н	BA	Column	Read	ILLEGAL	4
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; Row active after tRCD	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Row active after tRCD	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Row active after tRCD	
Write	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
Recovering	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	9
	L	Н	L	Н	BA	Column	Read	Start Write; Determine if Auto Precharge	9
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; Row active after tDPL	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Row active after tDPL	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Row active after topl	



Current					(	Command			
State	CE# RAS# C		CAS#	WE#	BA	A11, A10/AP-A0	Description	Action	Notes
Write	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
Recovering with Auto	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
with Auto Precharge	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
Flechalge	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
	L	Н	L	L	BA	Column	Write	ILLEGAL	4,9
	L	Н	L	Н	BA	Column	Read	ILLEGAL	4,9
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; Precharge after toPL	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Precharge after tope	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Precharge after tope	
Refreshing	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	ion; Precharge after topl
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L H L X X Precharge ILLEGAL		ILLEGAL					
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
	L	н	L	L	BA	Column	Write	ILLEGAL	
	L	н	L	Н	BA	Column	Read	ILLEGAL	
	L	н	Н	L	Х	Х	Burst Termination	No Operation; idle after tRc	
	L	н	Н	Н	Х	Х	No Operation	No Operation; idle after tRc	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; idle after tRc	
Mode	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
Register	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
Accessing	L	L	Н	L	Х	Х	Precharge	ILLEGAL	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
	L	Н	L	L	BA	Column	Write	ILLEGAL	
	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Idle after two clock cycles	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Idle after two clock cycles	

### **CURRENT STATE TRUTH TABLE (CONT.)**

NOTES:

CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the command is being applied to. 1.

2. All Banks must be idle otherwise it is an illegal action.

If CKE is active (high) the SDRAM starts the Auto (CBR) Refresh operation, if CKE is inactive (low) then the Self Refresh mode is entered. 3.

4. The Current State refers only to one of the banks, if BA0, BA1 selects this bank then the action is illegal. If BA0, BA1 selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank.

5. If CKE is inactive (low) then the Power Down mode is entered, otherwise there is a No Operation.

6. The minimum and maximum Active time (tRAS) must be satisfied.

7. The RAS# to CAS# Delay (tRCD) must occur before the command is given.

8. Address A10 is used to determine if the Auto Precharge function is activated.

9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements. The command is illegal if the minimum bank to bank delay time (tereo) is not satisfied.




MODE REGISTER SET TABLE														
Addres	ss E	BA0-BA1	An ~ A10/A	P	A9	A8	A7	A6	A5	A4	A3		A2 A1	A0
Functio	on	RFU	RFU	١	N.B.L.		TM		CAS Latency		BT		Burst Le	ngth
	Test Mode CAS Latency Burst Type Burst Length													
A8	A7		Туре	A6	A5	A4	Latency	A3	Туре	A2	A1	A0	BT = 0	BT = 1
0	0	Mode	Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1
0	1	F	Reserved	0	0	1	Reserved	0	Interleave	0	0	1	2	2
1	0	F	Reserved	0	1	0	2			0	1	0	4	4
1	1	F	Reserved	0	1	1	3			0	1	1	8	8
	Writ	te Burst Le	ngth	1	0	0	Reserved			0	1	1	Reserved	Reserved
A9	A9 Length			1	0	1	Reserved			1	0	1	Reserved	Reserved
0	0 Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved	
1		Single	e Bit	1	1	1	Reserved			1	1	1	Full Page	Reserved

Note:


1. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.

2. RFU (Reserved for future use) should stay "0" during MRS cycle.

► WHITE ELECTRONIC DESIGNS




January, 2003 Rev. 2



13


White Electronic Designs



#### NOTES:

- 1. Minimum row cycle times are required to complete internal DRAM operation.
- Row precharge can interrupt burst on any cycle. (CAS Latency 1) number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tsHz) after the clock.
- 3. Access time from Row active command. tcc \*(tRCD + CAS latency 1) + tsAc.
- 4. Output will be Hi-Z after the end of burst (1, 2, 4, 8 & full page bit burst).


# WHITE ELECTRONIC DESIGNS




#### NOTES:

- 1. To write data before burst read ends, DQM should be asserted three cycles prior to write command to avoid bus contention.
- 2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
- 3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.


# ► WHITE ELECTRONIC DESIGNS




# WHITE ELECTRONIC DESIGNS



## White Electronic Designs







White Electronic Designs Corp. reserves the right to change products or specifications without notice.

January, 2003

WHITE ELECTRONIC DESIGNS



January, 2003 Rev. 2 WHITE ELECTRONIC DESIGNS




1. At full page mode, burst is end at the end of burst. So auto precharge is possible.

About the valid DQs after burst stop, it is same as the case of RAS# interrupt. Both cases are illustrated in above timing diagram. See the label 1, 2. But at burst write, Burst stop and RAS# interrupt should be compared carefully. Refer to the timing diagram of "Full page write burst stop cycle."
Burst stop is write burst stop wirst barst burst burs


3. Burst stop is valid at every burst length.

• White Electronic Designs



3. Burst stop is valid at every burst length.

# ► WHITE ELECTRONIC DESIGNS




NOTES:

1. BRSW mode is enabled by setting A9 "High" at MRS (Mode Register Set). At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.

2. When BRSW write command with auto precharge is executed, keep it in mind that true should not be violated. Auto precharge is executed at the burst-end cycle, so in the case of BRSW write command, the next cycle starts the precharge.

WHITE ELECTRONIC DESIGNS




NOTES:

- 1. Both banks should be in idle state prior to entering precharge power down mode.
- 2. CKE should be set high at least 1CK + tss prior to Row active command.
- 3. Can not violate minimum refresh specification (64ms).

White Electronic Designs Corp. reserves the right to change products or specifications without notice.

January, 2003



CE# starts from high.


6. Minimum tRFC is required after CKE going high to complete self refresh exit.

7. 4K cycle of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.

White Electronic Designs Corp. reserves the right to change products or specifications without notice

EDI416S4030A

► WHITE ELECTRONIC DESIGNS




#### NOTES:

Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle. MODE REGISTER SET CYCLE

- 1. CE#, RAS#, CAS#, & WE# activation at the same clock cycle with address key will set internal mode register.
- 2. Minimum 2 clock cycles should be met before new RAS# activation.
- 3. Please refer to Mode Register Set table.

White Electronic Designs \_\_\_\_\_



### **ORDERING INFORMATION**

P	art Number	Organization	Operating Frequency	Package
EDI4	16S4030A10SI	1Mx16bitsx4banks	100MHz	54 TSOP II
EDI4	16S4030A12SI	1Mx16bitsx4banks	83MHz	54 TSOP II

NOTE: This product does not include the prefix "EDI" for part marking due to package size constraints.