

Ordering Information

Part number	Manufacturing Part Number	Voltage	Junction Temperature Range	Package
MIC2800-1.8/1.2/2.8YML	MIC2800-G4MYML	1.8V/1.2V/2.8V	-40°C to +125°C	16-Pin 3x3 MLF [®]
MIC2800-1.87/1.2/2.8YML	MIC2800-D24MYML	1.87V/1.2V/2.8V	-40°C to +125°C	16-Pin 3x3 MLF [®]
MIC2800-1.8/1.5/2.8YML	MIC2800-GFMYML	1.8V/1.5V/2.8V	-40°C to +125°C	16-Pin 3x3 MLF [®]
MIC2800-Adj/1.2/3.3YML	MIC2800-A4SYML	Adj/1.2V/3.3V	-40°C to +125°C	16-Pin 3x3 MLF [®]

Notes:


Other voltage options available. Please contact Micrel for details.

DC/DC – Fixed Output Voltages (Range of 1.0V to 2.0V). Adjustable output voltage is available upon request.

LDO1 – Output Voltage Range of 0.8V to $V_{DC/DC} - V_{DO}$.

LDO2 – Output Voltage Range of 0.8V to 3.6V.

Pin Configuration



**3mm x 3mm MLF[®] (ML)
Fixed DC/DC Converter Output Voltage**

Pin Description

Pin Number	Pin Name	Pin Function
1	$\overline{\text{LOWQ}}$	LOWQ Mode. Active Low Input. Logic High = Full Power Mode; Logic Low = LOWQ Mode; Do not leave floating.
2	BIAS	Internal circuit bias supply. It must be de-coupled to signal ground with a 0.1 μF capacitor and should not be loaded.
3	SGND	Signal ground.
4	PGND	Power ground.
5	SW	Switch (Output): Internal power MOSFET output switches.
6	V_{IN}	Supply Input – DC/DC. Must be tied to PIN7 externally.
7	V_{IN}	Supply Input – LDO2. Must be tied to PIN6 externally.
8	LDO2	Output of regulator 2
9	FB	Feedback. Input to the error amplifier for DC to DC converter. For fixed output voltages connect to V_{OUT} and an internal resistor network sets the output voltage
10	LDO	LDO Output: Connect to V_{OUT} of the DC/DC for LOWQ mode operation.
11	LDO1	Output of regulator 1
12	POR	Power-On Reset Output: Open-drain output. Active low indicates an output undervoltage condition on either one of the three regulated outputs.
13	C_{SET}	Delay Set Input: Connect external capacitor to GND to set the internal delay for the POR output. When left open, there is minimum delay. This pin cannot be grounded.
14	C_{BYP}	Reference Bypass: Connect external 0.1 μF to GND to reduce output noise. May be left open.
15	EN1	Enable Input (DC/DC and LDO1). Active High Input. Logic High = On; Logic Low = Off; Do not leave floating.
16	EN2	Enable Input (LDO 2). Active High Input. Logic High = On; Logic Low = Off; Do not leave floating

Absolute Maximum Ratings⁽¹⁾

Supply Voltage (V_{IN}).....	0V to +6V
Enable Input Voltage (V_{EN}).....	0V to +6V
Power Dissipation, Internally Limited ⁽³⁾	
Lead Temperature (soldering, 10 sec.).....	260°C
Storage Temperature (T_s).....	-65°C to +150°C
EDS Rating ⁽⁴⁾	2kV

Operating Ratings⁽²⁾

Supply voltage (V_{IN}).....	+2.7V to +5.5V
Enable Input Voltage (V_{EN}).....	0V to V_{IN}
Junction Temperature (T_J).....	-40°C to +125°C
Junction Thermal Resistance	
MLF-16 (θ_{JA}).....	45°C/W

Electrical Characteristics⁽⁵⁾

$V_{IN} = EN1 = EN2 = \overline{LOWQ} = V_{OUT}^{(6)} + 1V$; $C_{OUTDC/DC} = 2.2\mu F$, $C_{OUT1} = C_{OUT2} = 2.2\mu F$; $I_{OUTDC/DC} = 100mA$;
 $I_{OUTLDO1} = I_{OUTLDO2} = 100\mu A$; $T_J = 25^\circ C$, **bold** values indicate $-40^\circ C \leq T_J \leq +125^\circ C$; unless noted.

Parameter	Conditions	Min	Typ	Max	Units
UVLO Threshold	Rising input voltage during turn-on	2.45	2.55	2.65	V
UVLO Hysteresis			100		mV
Ground Pin Current	$V_{FB} = GND$ (not switching);		800	1100	μA
	LDO2 Only ($EN1 = LOW$)		55	85 95	μA μA
Ground Pin Current in Shutdown	All $EN = 0V$		0.2	5	μA
Ground Pin Current (LOWQ mode)	$I_{DC/DC} \leq I_{LDO1} \leq I_{LDO2} \leq 10mA$		30	60	μA
	DC/DC and LDO1 OFF; $I_{LDO2} \leq 10mA$		20	80 70	μA μA
Over-temperature Shutdown			160		$^\circ C$
Over-temperature Shutdown Hysteresis			23		$^\circ C$
Enable Inputs (EN1; EN2; /LOWQ)					
Enable Input Voltage	Logic Low			0.2	V
	Logic High	1.0			V
Enable Input Current	$V_{IL} \leq 0.2V$		0.1	1	μA
	$V_{IH} \geq 1.0V$		0.1	1	μA
Turn-on Time (See Timing Diagram)					
Turn-on Time (LDO1 and LDO2)	$EN2 = V_{IN}$		240	500	μs
	$EN1 = V_{IN}$		120	350	μs
Turn-on Time (DC/DC)	$EN2 = V_{IN}$; $I_{LOAD} = 300mA$; $C_{BYP} = 0.1\mu F$		83	350	μs
POR Output					
VTH	Low Threshold, % of nominal ($V_{DC/DC}$ or V_{LDO1} or V_{LDO2}) (Flag ON)	90	91		%
	High Threshold, % of nominal ($V_{DC/DC}$ AND V_{LDO1} AND V_{LDO2}) (Flag OFF)		96	99	%
VOL	POR Output Logic Low Voltage; $I_L = 250\mu A$		10	100	mV
IPOR	Flag Leakage Current, Flag OFF		0.01	1	μA
SET INPUT					
SET Pin Current Source	$V_{SET} = 0V$	0.75	1.25	1.75	μA
SET Pin Threshold Voltage	POR = High		1.25		V

Electrical Characteristics - DC/DC Converter

$V_{IN} = V_{OUTDC/DC} + 1$; EN1 = V_{IN} ; EN2 = GND; $I_{OUTDC/DC} = 100\text{mA}$; $L = 2.2\mu\text{H}$; $C_{OUTDC/DC} = 2.2\mu\text{F}$; $T_J = 25^\circ\text{C}$, **bold values** indicate -40°C to $+125^\circ\text{C}$; unless noted.

Parameter	Conditions	Min	Typ	Max	Units
LOWQ = High (Full Power Mode)					
Fixed Output Voltages	Nominal V_{OUT} tolerance	-2 -3		+2 +3	% %
Current Limit in PWM Mode	$V_{FB} = 0.9 \cdot V_{NOM}$	0.75	1	1.6	A
FB pin input current (ADJ only)			1	5	nA
Output Voltage Line Regulation	$V_{OUT} > 2.4\text{V}$; $V_{IN} = V_{OUT} + 300\text{mV}$ to 5.5V , $I_{LOAD} = 100\text{mA}$ $V_{OUT} < 2.4\text{V}$; $V_{IN} = 2.7\text{V}$ to 5.5V , $I_{LOAD} = 100\text{mA}$		0.2		%/V %/V
Output Voltage Load Regulation	$20\text{mA} < I_{LOAD} < 300\text{mA}$		0.2	1.5	%
Maximum Duty Cycle	$V_{FB} \leq 0.4\text{V}$	100			%
PWM Switch ON-Resistance	$I_{SW} = 150\text{mA}$ $V_{FB} = 0.7V_{FB_NOM}$ $I_{SW} = -150\text{mA}$ $V_{FB} = 1.1V_{FB_NOM}$		0.6 0.8		Ω Ω
Oscillator Frequency		1.8	2	2.2	MHz
Output Voltage Noise	$C_{OUT} = 2.2\mu\text{F}$; $C_{BYP} = 0.1\mu\text{F}$; 10Hz to 100KHz		60		μV_{RMS}
LOWQ = Low (Light Load Mode)					
Output Voltage Accuracy	Variation from nominal V_{OUT}	-2.0		+2.0	%
	Variation from nominal V_{OUT} ; -40°C to $+125^\circ\text{C}$	-3.0		+3.0	%
Output Voltage Temp. Coefficient			40		ppm/C
Line Regulation	$V_{IN} = V_{OUT} + 1\text{V}$ to 5.5V ; $I_{OUT} = 100\mu\text{A}$		0.02	0.3 0.6	%/V %/V
Load Regulation	$I_{OUT} = 100\mu\text{A}$ to 50mA		0.2	1.5	%
Ripple Rejection	$f = \text{up to } 1\text{kHz}$; $C_{OUT} = 2.2\mu\text{F}$; $C_{BYP} = 0.1\mu\text{F}$		55		dB
	$f = 20\text{kHz}$; $C_{OUT} = 2.2\mu\text{F}$; $C_{BYP} = 0.1\mu\text{F}$		45		dB
Current Limit	$V_{OUT} = 0\text{V}$	80	120	190	mA

Electrical Characteristics - LDO1

$V_{IN} = V_{OUTDC/DC}$; $EN1 = V_{IN}$; $EN2 = GND$; $C_{OUT1} = 2.2\mu F$, $I_{OUT1} = 100\mu A$; $T_J = 25^\circ C$, **bold values indicate** $-40^\circ C \leq T_J \leq +125^\circ C$; unless noted.

Parameter	Conditions	Min	Typ	Max	Units
LOWQ = High (Full Power Mode)					
Output Voltage Accuracy	Variation from nominal V_{OUT}	-2.0		+2.0	%
	Variation from nominal V_{OUT} ; $-40^\circ C$ to $+125^\circ C$	-3.0		+3.0	%
Output Current Capability	$V_{IN} \geq 1.8V$	300			mA
	$V_{IN} \geq 1.5V$	120			mA
Load Regulation	$I_{OUT} = 100\mu A$ to 150mA		0.17	1.5	%
	$I_{OUT} = 100\mu A$ to 300mA		0.3		%
Current Limit	$V_{OUT} = 0V$	350	500	700	mA
Ripple Rejection	$f =$ up to 1kHz; $C_{OUT} = 2.2\mu F$; $C_{BYP} = 0.1\mu F$		70		dB
	$f = 20kHz$; $C_{OUT} = 2.2\mu F$; $C_{BYP} = 0.1\mu F$		44		dB
Output Voltage Noise	$C_{OUT} = 2.2\mu F$; $C_{BYP} = 0.1\mu F$; 10Hz to 100KHz		30		μV_{RMS}
LOWQ = Low (Light Load Mode)					
Output Voltage Accuracy	Variation from nominal V_{OUT}	-3.0		+3.0	%
	Variation from nominal V_{OUT} ; $-40^\circ C$ to $+125^\circ C$	-4.0		+4.0	%
Load Regulation	$I_{OUT} = 100\mu A$ to 10mA		0.2	0.5	%
				1.0	%
Current Limit	$V_{OUT} = 0V$	50	85	125	mA
Ripple Rejection	$f =$ up to 1kHz; $C_{OUT} = 2.2\mu F$; $C_{BYP} = 0.1\mu F$		70		dB
	$f = 20kHz$; $C_{OUT} = 2.2\mu F$; $C_{BYP} = 0.1\mu F$		42		dB

Electrical Characteristics - LDO2

$V_{IN} = V_{OUTLDO2} + 1.0V$; EN1 = GND; EN2 = V_{IN} ; $C_{OUT2} = 2.2\mu F$; $I_{OUTLDO2} = 100\mu A$; $T_J = 25^\circ C$, **bold** values indicate $-40^\circ C \leq T_J \leq +125^\circ C$; unless noted.


Parameter	Conditions	Min	Typ	Max	Units
LOWQ = High (Full Power Mode)					
Output Voltage Accuracy	Variation from nominal V_{OUT}	-2.0		+2.0	%
	Variation from nominal V_{OUT} ; $-40^\circ C$ to $+125^\circ C$	-3.0		+3.0	%
Line Regulation	$V_{IN} = V_{OUT} + 1V$ to $5.5V$; $I_{OUT} = 100\mu A$		0.02	0.3 0.6	%/V
Load Regulation	$I_{OUT} = 100\mu A$ to $150mA$		0.20		%
	$I_{OUT} = 100\mu A$ to $200mA$		0.25		%
	$I_{OUT} = 100\mu A$ to $300mA$		0.40	1.5	%
Dropout Voltage	$I_{OUT} = 150mA$		70		mV
	$I_{OUT} = 200mA$		94		mV
	$I_{OUT} = 300mA$		142	300	mV
Ripple Rejection	$f =$ up to $1kHz$; $C_{OUT} = 2.2\mu F$; $C_{BYP} = 0.1\mu F$		75		dB
	$f = 20kHz$; $C_{OUT} = 2.2\mu F$; $C_{BYP} = 0.1\mu F$		40		dB
Current Limit	$V_{OUT} = 0V$	400	550	850	mA
Output Voltage Noise	$C_{OUT} = 2.2\mu F$; $C_{BYP} = 0.1\mu F$, $10Hz$ to $100kHz$		25		μV_{RMS}
LOWQ = Low (Light Load Mode)					
Output Voltage Accuracy	Variation from nominal V_{OUT}	-3.0		+3.0	%
	Variation from nominal V_{OUT} ; $-40^\circ C$ to $+125^\circ C$	-4.0		+4.0	%
Line Regulation	$V_{IN} = V_{OUT} + 1V$ to $5.5V$		0.02	0.3 0.6	%/V
Load Regulation	$I_{OUT} = 100\mu A$ to $10mA$		0.2	1.0	%
Dropout Voltage	$I_{OUT} = 10mA$		22	35 50	mV mV
Ripple Rejection	$f =$ up to $1kHz$; $C_{OUT} = 2.2\mu F$; $C_{BYP} = 0.1\mu F$		75		dB
	$f = 20kHz$; $C_{OUT} = 2.2\mu F$; $C_{BYP} = 0.1\mu F$		55		dB
Current Limit	$V_{IN} = 2.7V$; $V_{OUT} = 0V$	50	85	125	mA

Notes:


- Exceeding the absolute maximum rating may damage the device.
- The device is not guaranteed to function outside its operating rating.
- The maximum allowable power dissipation of any T_A (ambient temperature) is $P_{D(max)} = (T_{J(max)} - T_A) / \theta_{JA}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown.
- Devices are ESD sensitive. Handling precautions recommended. Human body model, $1.5k$ in series with $100pF$.
- Specification for packaged product only.
- V_{OUT} denotes the highest of the three output voltage plus one volt.

Typical Characteristics (DC/DC PWM Mode)


DC/DC 1.87V_{OUT} Efficiency




DC/DC 1.8V_{OUT} Efficiency




DC/DC Current Limit vs. Temperature








DC/DC Enable Threshold vs. Supply Voltage















DC/DC Turn-On Delay vs. Supply Voltage



Typical Characteristics (DC/DC LowQ Mode)




Typical Characteristics (LDO1, LDO2)




Functional Characteristics


DC/DC Load Transient PWM Mode



DC/DC Line Transient PWM Mode




Enable Transient PWM Mode




Functional Characteristics


DC/DC Load Transient LowQ Mode



DC/DC Line Transient LowQ Mode




Enable Transient LowQ Mode




Functional Characteristics


LDO2 Load Transient Normal Mode




LDO2 Load Transient LowQ Mode



LDO2 Line Transient Normal Mode




LDO2 Line Transient LowQ Mode




Functional Characteristics


DC/DC LowQ Mode to PWM Mode Transition






DC/DC PWM Mode to LowQ Mode Transition




DC/DC PWM Waveform



Functional Characteristics



Functional Diagram



MIC2800 Fixed Block Diagram

Application Notes

The MIC2800 is a digital power management IC with a single integrated buck regulator and two independent low dropout regulators. LDO1 is a 300mA low dropout regulator that is using power supplied by the on board buck regulator. LDO2 is a 300mA low dropout regulator using the supply from the input pin. The buck regulator is a 600mA PWM power supply that utilizes a /LOWQ light load mode to maximize battery efficiency in light load conditions. This is achieved with a /LOWQ control pin that when pulled low, shuts down all the biasing and drive current for the PWM regulator, drawing only 20 μ A of operating current. This allows the output to be regulated through the LDO output, capable of providing 60mA of output current. This method has the advantage of producing a clean, low current, ultra low noise output in /LOWQ mode. During /LOWQ mode, the SW node becomes high impedance, blocking current flow. Other methods of reducing quiescent current, such as pulse frequency modulation (PFM) or bursting techniques create large amplitude, low frequency ripple voltages that can be detrimental to system operation.

When more than 60mA is required, the /LOWQ pin can be forced high, causing the MIC2800 to enter PWM mode. In this case, the LDO output makes a "hand-off" to the PWM regulator with virtually no variation in output voltage. The LDO output then turns off allowing up to 600mA of current to be efficiently supplied through the PWM output to the load.

VIN

Two input voltage pins provide power to the switch mode regular and LDO2 separately. The LDO1 input voltage is provided by the DC/DC LDO pin. VIN provides power to the LDO section and the bias through an internal 6 Ω resistor. Both VIN pins must be tied together.

For the switch mode regulator VIN provides power to the MOSFET along with current limiting sensing. Due to the high switching speeds, a 4.7 μ F capacitor is recommended close to VIN and the power ground (PGND) pin for bypassing. Please refer to layout recommendations.

LDO

The LDO pin is the output of the linear regulator and should be connected to the output. In /LOWQ mode (/LOWQ <0.2V), the LDO provides the output voltage. In PWM mode (/LOWQ >1V) the LDO pin provides power to LDO1.

LDO1

Regulated output voltage of LDO1. Power is provided by the DCDC switching regulator. Recommended output capacitance is 2.2 μ F.

LDO2

Regulated output voltage of LDO2. Power is provided by VIN. Recommended output capacitance is 2.2 μ F.

EN

Both enable inputs are active high, requiring 1.0V for guaranteed operation. EN1 provides logic control of both the DCDC regulator and LDO1. EN2 provides logic control for LDO2 only. The enable inputs are CMOS logic and cannot be left floating.

The enable pins provide logic level control of the specified outputs. When both enable pins are in the off state, supply current of the device is greatly reduced (typically <1 μ A). When the DCDC regulator is in the off state, the output drive is placed in a "tri-stated" condition, where both the high side P-channel MOSFET and the low-side N-channel are in an "off" or non-conducting state. Do not drive either of the enable pins above the supply voltage.

Power-On Reset (POR)

The power-on reset output is an open-drain N-Channel device, requiring a pull-up resistor to either the input voltage or output voltage for proper voltage levels. The POR output has a delay time that is programmable with a capacitor from the CSET pin to ground. The delay time can be programmed to be as long as 1 second.

/LOWQ

The /LOWQ pin provides a logic level control between the internal PWM mode and the low noise linear regulator mode. With /LOWQ pulled low (<0.2V), quiescent current of the device is greatly reduced by switching to a low noise linear regulator mode that has a typical IQ of 20 μ A. In linear (LDO) mode the output can deliver 60mA of current to the output. By placing /LOWQ high (>1V), the device transitions into a constant frequency PWM buck regulator mode. This allows the device the ability to efficiently deliver up to 600mA of output current at the same output voltage.

/LOWQ mode also limits the output load of both LDO1 and LDO2 to 10mA.

BIAS

The BIAS pin supplies the power to the internal control and reference circuitry. The bias is powered from AVIN through an internal 6 Ω resistor. A small 0.1 μ F capacitor is recommended for bypassing.

FB

Connect the feedback pin to VOUT.

SW

The switch (SW) pin connects directly to the inductor and provides the switching current necessary to operate in PWM mode. Due to the high speed switching on this pin, the switch node should be routed away from sensitive nodes.

PGND

Power ground (PGND) is the ground path for the high current PWM mode. The current loop for the power ground should be as small as possible. Refer to the layout considerations for more details.

SGND

Signal ground (SGND) is the ground path for the biasing and control circuitry. The current loop for the signal ground should be as small as possible. Refer to the layout considerations for more details.

CSET

The SET pin is a current source output that charges a capacitor that sets the delay time for the power-on reset output from low to high. The delay for POR high to low (detecting an undervoltage on any of the outputs) is always minimal. The current source of 1.25 μ A charges a capacitor up from 0V. When the capacitor reaches 1.25V, the output of the POR is allowed to go high. The delay time in micro seconds is equal to the Cset in picofarads.

$$\text{POR Delay } (\mu\text{s}) = \text{CSET (pF)}$$

CBYP

The internal reference voltage can be bypassed with a capacitor to ground to reduce output noise and increase power supply rejection (PSRR). A quick-start feature allows for quick turn-on of the output voltage. The recommended nominal bypass capacitor is 0.1 μ F, but it can be increased, which will also result in an increase to the start-up time.

Output Capacitor

LDO1 and LDO2 outputs require a 2.2 μ F ceramic output capacitor for stability. The DC/DC switch mode regulator

requires a 2.2 μ F ceramic output capacitor to be stable. All output capacitor values can be increased to improve transient response, but performance has been optimized for a 2.2 μ F ceramic on the LDOs and the DC/DC. X7R/X5R dielectric-type ceramic capacitors are recommended because of their temperature performance. X7R-type capacitors change capacitance by 15% over their operating temperature range and are the most stable type of ceramic capacitors. Z5U and Y5V dielectric capacitors change value by as much as 50% to 60% respectively over their operating temperature ranges.

Input Capacitor


A minimum 1 μ F ceramic is recommended on the VIN pin for bypassing. X5R or X7R dielectrics are recommended for the input capacitor. Y5V dielectrics lose most of their capacitance over temperature and are therefore, not recommended. A minimum 1 μ F is recommended close to the VIN and PGND pins for high frequency filtering. Smaller case size capacitors are recommended due to their lower ESR and ESL. Please refer to layout recommendations for proper layout of the input capacitor.

Inductor Selection

The MIC2800 is designed for use with a 2.2 μ H inductor. Proper selection should ensure the inductor can handle the maximum average and peak currents required by the load. Maximum current ratings of the inductor are generally given in two methods; permissible DC current and saturation current. Permissible DC current can be rated either for a 40°C temperature rise or a 10% to 20% loss in inductance. Ensure that the inductor selected can handle the maximum operating current. When saturation current is specified, make sure that there is enough margin that the peak current will not saturate the inductor. Peak inductor current can be calculated as follows:


$$I_{PK} = I_{OUT} + \frac{V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)}{2 \times f \times L}$$

PCB Layout




Top Layer


Package Information



TOP VIEW



BOTTOM VIEW



SIDE VIEW

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.
N IS THE TOTAL NUMBER OF TERMINALS.
2. MAX PACKAGE WARPAGE IS 0.05mm, MAX ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.
3. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.

16-Pin 3mm x 3mm MLF[®] (ML)

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA
 TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.