MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

DESCRIPTION

The MH64S64APFH is 67108864 - word by 64-bit Synchronous DRAM module. This consists of sixteen industry standard 32Mx8 Synchronous DRAMs in Small TSOP and one industory standard EEPROM in TSSOP.

The mounting of Small TSOP on a card edge Dual Inline package provides any application where high densities and large quantities of memory are required.

This is a socket type - memory modules, suitable for easy interchange or addition of modules.

FEATURES


	Frequency	CLK Access Time (Component SDRAM)
-6,-6L	133MHz	5.4ns(CL=3)
-7,-7L	100MHz	6.0ns(CL=2)

- Utilizes industry standard 32M x 8 Synchronous DRAMs Small TSOP and industry standard EEPROM in TSSOP
- 144-pin (72-pin dual in-line package)
- single 3.3V±0.3V power supply
- Max. Clock frequency -6:133MHz,-7:100MHz
- Fully synchronous operation referenced to clock rising edge
- 4 bank operation controlled by BA0,1(Bank Address)
- /CAS latency- 2/3(programmable)
- Burst length- 1/2/4/8/Full Page(programmable)
- Burst type- sequential / interleave(programmable)
- Column access random
- Auto precharge / All bank precharge controlled by A10
- · Auto refresh and Self refresh
- 8192 refresh cycle /64ms
- LVTTL Interface

APPLICATION

main memory or graphic memory in computer systems

PCB Outline



1 / 52)

Preliminary Spec.Some contents are subject to change without notice.

MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM


PIN CONFIGURATION

PIN Number	Front side Pin Name	PIN Number	Back side Pin Name	PIN Number	Front side Pin Name	PIN Number	Back side Pin Name
1	Vss	2	Vss	73	NC	74	CLK1
3	DQ0	4	DQ32	75	Vss	76	Vss
5	DQ1	6	DQ33	77	NC	78	NC
7	DQ2	8	DQ34	79	NC	80	NC
9	DQ3	10	DQ35	81	Vcc	82	Vcc
11	Vcc	12	Vcc	83	DQ16	84	DQ48
13	DQ4	14	DQ36	85	DQ17	86	DQ49
15	DQ5	16	DQ37	87	DQ18	88	DQ50
17	DQ6	18	DQ38	89	DQ19	90	DQ51
19	DQ7	20	DQ39	91	Vss	92	Vss
21	Vss	22	Vss	93	DQ20	94	DQ52
23	DQMB0	24	DQMB4	95	DQ21	96	DQ53
25	DQMB1	26	DQMB5	97	DQ22	98	DQ54
27	Vcc	28	Vcc	99	DQ23	100	DQ55
29	A0	30	A3	101	Vcc	102	Vcc
31	A 1	32	A4	103	A 6	104	A7
33	A2	34	A5	105	A8	106	BA0
35	Vss	36	Vss	107	Vss	108	Vss
37	DQ8	38	DQ40	109	A9	110	BA1
39	DQ9	40	DQ41	111	A10	112	A11
41	DQ10	42	DQ42	113	Vcc	114	Vcc
43	DQ11	44	DQ43	115	DQMB2	116	DQMB6
45	Vcc	46	Vcc	117	DQMB3	118	DQMB7
47	DQ12	48	DQ44	119	Vss	120	Vss
49	DQ13	50	DQ45	121	DQ24	122	DQ56
51	DQ14	52	DQ46	123	DQ25	124	DQ57
53	DQ15	54	DQ47	125	DQ26	126	DQ58
55	Vss	56	Vss	127	DQ27	128	DQ59
57	NC	58	NC	129	Vcc	130	Vcc
59	NC	60	NC	131	DQ28	132	DQ60
61	CLK0	62	CKE0	133	DQ29	134	DQ61
63	Vcc	64	Vcc	135	DQ30	136	DQ62
65	/RAS	66	/CAS	137	DQ31	138	DQ63
67	/WE	68	CKE1	139	Vss	140	Vss
69	/S0	70	A12	141	SDA	142	SCL
71	/S1	72	NC	143	Vcc	144	Vcc

NC = No Connection

MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM



Preliminary Spec.Some contents are subject to change without notice.

MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

Serial Presence Detect Table I

0 Defines # bytes written into sarial memory at module milgr 128 80 1 Total at bytes of \$PD memory device 256 Bytes 08 2 Fundamental memory byte SDRAM 04 3 # Row Addresses on this assembly A0-A12 00 4 # Column Addresses on this assembly A0-A9 0A 5 # Module Banks on this assembly 28ANK 02 6 Data Width of this assembly 28ANK 02 7	Byte	Function described		SPD enrty data	SPD DATA(hex)
1	0		gr		
2	1		-	256 Bytes	
3	2	Fundamental memory type		SDRAM	04
4	3	* **		A0-A12	0D
5	4			A0-A9	0A
6 Data Width of this assembly x64 40 7 Data Width continuation 0 00 8 Voltage interface standard of this assembly LYTTL 01 9 SDRAM Cycletime at Max. Supported CAS Latency (CL). Cycle time for CL=3 7.7.TL 10ns A0 10 SDRAM Access from Clock tAC for CL=3 -66L 5.4ns 5.4 11 DIMM Configuration type (Non-parity, Parity, ECC) Non-PARITY 00 12 Refresh Rate/Type self refresh/7.8uS) 82 13 SDRAM width Primary DRAM x8 08 14 Error Checking SDRAM data width N/A 00 15 Mnimum Clock Delay, Back to Back Random Column Addresses 1 01 16 Burst Lengths Supported 1/2/4/8/Full page 8F 17 # Banks on Each SDRAM delayee 4bank 04 18 CAS# Latency 2/3 06 20 Write Latency 0 01 20 Write Latency 0 01 <	5			2BANK	02
7	6	•			40
Strank Cycletime at Max. Supported CAS Latency (CL) -6,-6L 7.5ms 75 -7.7	7				00
SDRAM Cycletime at Max. Supported CAS Latency (CL).	8			LVTTL	01
10 SDRAM Access from Clock -6,-6L 5,44rs 54 -7,-7L 6rs 60 -7,-7L 6rs	9		-6,-6L		
11		Cycle time for CL=3	-7,-7L	10ns	A0
11	10	SDRAM Access from Clock	-6,-6L	5.4ns	54
DIMM Configuration type (Non-parity,Parity,ECC) Non-PARITY 00			-7,-7L	6ns	60
12	11			Non-PARITY	00
13 SDRAM width.Primary DRAM x8 08 14 Error Checking SDRAM data width N/A 00 15 Minimum Clock Delay, Back to Back Random Column Addresses 1 01 16 Burst Lengths Supported 1/2/4/8/Full page 8F 17 # Banks on Each SDRAM device 4bank 04 18 CAS# Latency 2/3 06 19 CS# Latency 0 01 20 Write Latency 0 01 21 SDRAM Module Attributes non-buffered,non-registered 00 22 SDRAM Device Attributes:General Precharge All, Auto precharge 0E 23 SDRAM Cycle time(2nd highest CAS latency) 10ns A0 24 SDRAM Access form Clock(2nd highest CAS latency) 10ns 60 24 SDRAM Access form Clock(2nd highest CAS latency) N/A 00 25 SDRAM Cycle time(3rd highest CAS latency) N/A 00 26 SDRAM Cycle time(3rd highest CAS latency) N/A 00 27 Precharge to Active Minimum 20ns 14 28 Row Active to Row Active Min. -6,-6L 15ns 0F 7,-7L 20ns 14 29 RAS to CAS Delay Min -7,-7L 20ns 14 30 Active to Precharge Min -6,-6L 45ns 2D	12				
14	13			` ′ ′	
15	14				
16	15	-	fresses	1	
17	16	*		•	
18	17				04
20 Write Latency 0 01	18				06
20	19	CS# Latency		0	01
21 SDRAM Module Attributes non-buffered,non-registered 00 22 SDRAM Device Attributes:General Precharge All,Auto precharge 0E 23 SDRAM Cycle time(2nd highest CAS latency) Cycle time for CL=2 10ns A0 24 SDRAMAccess form Clock(2nd highest CAS latency) tAC for CL=2 6ns 60 25 SDRAM Cycle time(3rd highest CAS latency) SDRAMAccess form Clock(3rd highest CAS latency) N/A 00 26 SDRAMAccess form Clock(3rd highest CAS latency) N/A 00 27 Precharge to Active Minimum 20ns 14 28 Row Active to Row Active Min. -6,-6L 15ns 0F -7,-7L 20ns 14 29 RAS to CAS Delay Min -7,-7L 20ns 14 30 Active to Precharge Min -6,-6L 45ns 2D	20	·		1	
22 SDRAM Device Attributes:General Precharge All, Auto precharge DE 23 SDRAM Cycle time(2nd highest CAS latency) Cycle time for CL=2 10ns A0 24 SDRAM Access form Clock(2nd highest CAS latency) tAC for CL=2 6ns 60 25 SDRAM Cycle time(3rd highest CAS latency) SDRAM Access form Clock(3rd highest CAS latency) N/A 00 26 SDRAM Access form Clock(3rd highest CAS latency) N/A 00 27 Precharge to Active Minimum 20ns 14 28 Row Active to Row Active Min. -6,-6L 15ns 0F -7,-7L 20ns 14 29 RAS to CAS Delay Min -7,-7L 20ns 14 30 Active to Precharge Min -6,-6L 45ns 2D	21				
23 SDRAM Cycle time(2nd highest CAS latency) Cycle time for CL=2 10ns A0 24 SDRAM Access form Clock(2nd highest CAS latency) 6ns 60 25 SDRAM Cycle time(3rd highest CAS latency) N/A 00 26 SDRAM Access form Clock(3rd highest CAS latency) N/A 00 27 Precharge to Active Minimum 20ns 14 28 Row Active to Row Active Min. -6,-6L 15ns 0F -7,-7L 20ns 14 29 RAS to CAS Delay Min -7,-7L 20ns 14 30 Active to Precharge Min -6,-6L 45ns 2D 30 Active to Precharge Min -6,-6L 45ns -6,-6L 45ns	22				
24 tAC for CL=2 6ns 60 25 SDRAM Cycle time(3rd highest CAS latency) N/A 00 26 SDRAM Access form Clock(3rd highest CAS latency) N/A 00 27 Precharge to Active Minimum 20ns 14 28 Row Active to Row Active Min. -6,-6L 15ns 0F -7,-7L 20ns 14 29 RAS to CAS Delay Min -7,-7L 20ns 14 30 Active to Precharge Min -6,-6L 45ns 2D	23	SDRAM Cycle time(2nd highest CAS latency)			AO
26 SDRAM Access form Clock(3rd highest CAS latency) N/A 00 27 Precharge to Active Minimum 20ns 14 28 Row Active to Row Active Min. -6,-6L 15ns 0F -7,-7L 20ns 14 29 RAS to CAS Delay Min -7,-7L 20ns 14 30 Active to Precharge Min -6,-6L 45ns 2D	24	, , ,		6ns	60
26 SDRAM Access form Clock(3rd highest CAS latency) N/A 00 27 Precharge to Active Minimum 20ns 14 28 Row Active to Row Active Min. -6,-6L 15ns 0F -7,-7L 20ns 14 29 RAS to CAS Delay Min -7,-7L 20ns 14 30 Active to Precharge Min -6,-6L 45ns 2D	25	SDRAM Cycle time(3rd highest CAS latency)		N/A	
27 Precharge to Active Minimum 20ns 14 28 Row Active to Row Active Min. -6,-6L 15ns 0F -7,-7L 20ns 14 29 RAS to CAS Delay Min -7,-7L 20ns 14 30 Active to Precharge Min -6,-6L 45ns 2D					
29 RAS to CAS Delay Min -7,-7L 20ns 14	27	Precharge to Active Minimum			14
-7,-7L 20ns 14 29 RAS to CAS Delay Min -7,-7L 20ns 14 30 Active to Precharge Min -6,-6L 45ns 2D	28	Row Active to Pow Active Min	-6,-6L	15ns	0F
30 Active to Precharge Min -6,-6L 45ns 2D	L	TOW ACTIVE TO NOW ACTIVE WITH.	-7,-7L	20ns	14
30 Active to Precharge Min	29	RAS to CAS Delay Min	-7,-7L	20ns	14
O Active to Frecharge Will	3∩	Active to Precharge Min	-6,-6L	45ns	2D
-7,-7L 50ns 32		Active to Flecharge Will	-7,-7L	50ns	32

MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

Serial Presence Detect Table II

31	Density of each bank on module		256MByte	40
00	Command and Address signal input setup time	-6,-6L	1.5ns	15
32		-7,-7L	2ns	20
33	Command and Address signal input hold time	-6,-6L	0.8ns	08
33		-7,-7L	1ns	10
34	Data signal input setup time	-6,-6L	1.5ns	15
		-7,-7L	2ns	20
35	Data signal input hold time	-6,-6L	0.8ns	08
- 55	Data digital impat from anic	-7,-7L	1ns	10
36-61	Superset Information (may be used in future)		option	00
62	SPD Revision		rev 1.2B	12
63	Charlesum for butes 0.62		Check sum for -6,-6L	D3
63	Checksum for bytes 0-62		Check sum for -7,-7L	3A
64-71	Manufactures Jedec ID code per JEP-108E		MITSUBISHI	1CFFFFFFFFFFF
			Miyoshi,Japan	01
72	Manufacturing location		Tajima,Japan	02
	g		NC,USA	03
			Germany	04
			MH64S64APFH-6	4D483634533634415046482D362020202020
73-90	Manufactures Part Number		MH64S64APFH-6L	4D483634533634415046482D364C20202020
			MH64S64APFH-7	4D483634533634415046482D372020202020
			MH64S64APFH-7L	4D483634533634415046482D374C20202020
91-92	Revision Code		PCB revision	rrrr
93-94	Manufacturing date		year/week code	yyww
95-98	Assembly Serial Number		serial number	sssssss
99-125	Manufacture Specific Data		option	00
126	Intetl specification frequency		100MHz	64
127	Intel specification CAS# Latency support		CL=2/3,AP,CK0,1	CF
128+	Unused storage locations		open	00

(5/52)

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

PIN FUNCTION

CK (CK0 ,1)	Input	Master Clock:All other inputs are referenced to the rising edge of CK
CKE0,1	Input	Clock Enable:CKE controls internal clock.When CKE is low,internal clock for the following cycle is ceased. CKE is also used to select auto / self refresh. After self refresh mode is started, CKE becomes asynchronous input.Self refresh is maintained as long as CKE is low.
/S (/S0,1)	Input	Chip Select: When /S is high,any command means No Operation.
/RAS,/CAS,/WE	Input	Combination of /RAS,/CAS,/WE defines basic commands.
A0-12	Input	A0-12 specify the Row/Column Address in conjunction with BA0,1.The Row Address is specified by A0-12.The Column Address is specified by A0-9.A10 is also used to indicate precharge option.When A10 is high at a read / write command, an auto precharge is performed. When A10 is high at a precharge command, all banks are precharged.
BA0,1	Input	Bank Address:BA0,1 is not simply BA.BA specifies the bank to which a command is applied.BA0,1 must be set with ACT,PRE,READ,WRITE commands
DQ0-63	Input/Output	Data In and Data out are referenced to the rising edge of CK
DQMB0-7	Input	Din Mask/Output Disable:When DQMB is high in burst write.Din for the current cycle is masked.When DQMB is high in burst read,Dout is disabled at the next but one cycle.
Vdd,Vss	Power Supply	Power Supply for the memory mounted module.
SCL	Input	Serial clock for serial PD
SDA	Output	Serial data for serial PD

(6/52)


4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

BASIC FUNCTIONS

The MH64S64APFH provides basic functions, bank(row)activate, burst read / write, bank(row)precharge, and auto / self refresh.

Each command is defined by control signals of /RAS,/CAS and /WE at CK rising edge. In addition to 3 signals,/S,CKE and A10 are used as chip select,refresh option,and precharge option,respectively.

To know the detailed definition of commands please see the command truth table.



Activate(ACT) [/RAS =L, /CAS = /WE =H]

ACT command activates a row in an idle bank indicated by BA.

Read(READ) [/RAS =H,/CAS =L, /WE =H]

READ command starts burst read from the active bank indicated by BA.First output data appears after /CAS latency. When A10 =H at this command, the bank is deactivated after the burst read(auto-precharge, **READA**).

Write(WRITE) [/RAS = H, /CAS = /WE = L]

WRITE command starts burst write to the active bank indicated by BA. Total data length to be written is set by burst length. When A10 =H at this command, the bank is deactivated after the burst write(auto-precharge, **WRITEA**).

Precharge(PRE) [/RAS =L, /CAS =H,/WE =L]

PRE command deactivates the active bank indicated by BA. This command also terminates burst read / write operation. When A10 =H at this command, both banks are deactivated(precharge all, **PREA**).

Auto-Refresh(REFA) [/RAS =/CAS =L, /WE =CKE =H]

REFA command starts auto-refresh cycle. Refresh address including bank address are generated internally. After this command, the banks are precharged automatically.

(7/52)

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

COMMAND TRUTH TABLE

COMMAND	MNEMONIC	CKE n-1	CKE n	/S	/RAS	/CAS	/WE	BA0,1	A11 ,12	A10 /AP	A0-9
Deselect	DESEL	Н	Χ	Н	Χ	Χ	Χ	Χ	Χ	Χ	Χ
No Operation	NOP	Н	Χ	L	Н	Н	Н	Χ	Χ	Χ	Χ
Row Adress Entry & Bank Activate	ACT	Ι	Х	L	L	Н	Η	٧	٧	V	V
Single Bank Precharge	PRE	Η	Χ	L	L	Н	L	V	Χ	L	Χ
Precharge All Bank	PREA	Н	Χ	L	L	Н	L	Χ	Χ	Н	Χ
Column Address Entry & Write	WRITE	Ι	X	L	Η	L	L	V	>	L	V
Column Address Entry & Write with Auto- Precharge	WRITEA	Н	Х	L	Н	L	L	V	٧	Н	V
Column Address Entry & Read	READ	Н	Х	L	Н	L	Н	V	٧	L	V
Column Address Entry & Read with Auto Precharge	READA	I	Х	L	I	L	Ι	V	>	Н	V
Auto-Refresh	REFA	Ι	Н	L	L	L	Ι	Χ	Χ	Χ	Χ
Self-Refresh Entry	REFS	Н	L	L	L	L	Н	Χ	Χ	Χ	Χ
Self-Refresh Exit	REFSX	L	Н	Н	Χ	Χ	Χ	Χ	Χ	Χ	Χ
		L	Н	L	Н	Н	Н	Χ	Χ	Χ	Χ
Burst Terminate	TERM	Н	Χ	L	Н	Н	L	Χ	Χ	Χ	Χ
Mode Register Set	MRS	Н	Χ	L	L	L	L	L	V*1	L	V*1

H = High Level, L = Low Level, V = Valid, X = Don't Care, n = CK cycle number

NOTE:

1.A7-8 , 11-12= 0, A0-6, A9 = Mode Address

(8/52)

MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

FUNCTION TRUTH TABLE

Current State	/S	/RAS	/CAS	/WE	Address	Command	Action
IDLE	Н	Χ	Χ	Χ	Х	DESEL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Χ	TBST	ILLEGAL*2
	L	Н	L	Χ	BA,CA,A10	READ/WRITE	ILLEGAL*2
	L	L	Н	Н	BA,RA	ACT	Bank Active,Latch RA
	L	L	Н	L	BA,A10	PRE/PREA	NOP*4
	L	L	L	Н	Х	REFA	Auto-Refresh*5
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode Register Set*5
ROW ACTIVE	Н	Χ	Χ	Χ	Х	DESEL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	TBST	NOP
	L	Н	L	Н	BA,CA,A10	READ/READA	Begin Read,Latch CA, Determine Auto-Precharge
					5. 6	WRITE/	Begin Write,Latch CA,
	L	Н	L	L	BA,CA,A10	WRITEA	Determine Auto-Precharge
	L	L	Н	Н	BA,RA ACT		Bank Active/ILLEGAL*2
	L	L	Н	L	BA,A10	PRE/PREA	Precharge/Precharge All
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
READ	Н	Χ	Χ	Χ	Χ	DESEL	NOP(Continue Burst to END)
	L	Н	Ι	Ι	Χ	NOP	NOP(Continue Burst to END)
	L	Н	Ι	L	Χ	TBST	Terminate Burst
							Terminate Burst,Latch CA,
	L	Н	L	Н	BA,CA,A10	READ/READA	Begin New Read,Determine
							Auto-Precharge*3
							Terminate Burst,Latch CA,
	L	Н	L	L	BA,CA,A10	WRITE/WRITEA	Begin Write, Determine Auto-
							Precharge*3
	L	L	Н	Н	BA,RA	ACT	Bank Active/ILLEGAL*2
	L	L	Н	L	BA,A10	PRE/PREA	Terminate Burst, Precharge
	L	L	L	Н	Χ	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

(9/52)

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

FUNCTION TRUTH TABLE(continued)

Current State	/S	/RAS	/CAS	/WE	Address	Command	Action				
WRITE	Τ	Х	Х	Χ	X	DESEL	NOP(Continue Burst to END)				
	L	Н	Н	Н	Х	NOP	NOP(Continue Burst to END)				
	L	Н	Н	L	Х	TBST	Terminate Burst				
	L	I	٦	Ι	BA,CA,A10	READ/READA	Terminate Burst,Latch CA, Begin Read,Determine Auto- Precharge*3				
	L	H	۔	اـ	BA,CA,A10	WRITE/ WRITEA	Terminate Burst,Latch CA, Begin Write,Determine Auto- Precharge*3				
	L	L	Н	Н	BA,RA	ACT	Bank Active/ILLEGAL*2				
	L	L	Н	L	BA,A10	PRE/PREA	Terminate Burst, Precharge				
	L	L	L	Н	Х	REFA	ILLEGAL				
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL				
READ with	Н	Χ	Χ	Χ	X	DESEL	NOP(Continue Burst to END)				
AUTO	L	Н	Н	Η	X	NOP	NOP(Continue Burst to END)				
PRECHARGE	L	Н	Н	L	Х	TBST	ILLEGAL				
	L	Н	L	Τ	BA,CA,A10	READ/READA	ILLEGAL				
	L	Н	L	L	BA,CA,A10	WRITE/ WRITEA	ILLEGAL				
	L	L	Н	Н	BA,RA	ACT	Bank Active/ILLEGAL*2				
	L	L	Н	L	BA,A10	PRE/PREA	ILLEGAL*2				
	L	L	L	Н	Х	REFA	ILLEGAL				
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL				
WRITE with	Н	Χ	Χ	Χ	X	DESEL	NOP(Continue Burst to END)				
AUTO	L	Н	Н	Н	X	NOP	NOP(Continue Burst to END)				
PRECHARGE	L	Н	Н	L	X	TBST	ILLEGAL				
	L	Н	L	Н	BA,CA,A10	READ/READA	ILLEGAL				
	L	Н	L	L	BA,CA,A10	WRITE/ WRITEA	ILLEGAL				
	L	L	Н	Н	BA,RA	ACT	Bank Active/ILLEGAL*2				
	L	L	Н	L	BA,A10	PRE/PREA	ILLEGAL*2				
	L	L	L	Н	Х	REFA	ILLEGAL				
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL				

MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

FUNCTION TRUTH TABLE(continued)

Current State	/S	/RAS	/CAS	/WΕ	Address	Command	Action
PRE -	Н	Χ	Χ	Χ	Х	DESEL	NOP(Idle after tRP)
CHARGING	L	Н	Н	Н	Х	NOP	NOP(Idle after tRP)
	L	Н	Н	L	Х	TBST	ILLEGAL*2
	L	Н	L	Х	BA,CA,A10	READ/WRITE	ILLEGAL*2
	L	L	Н	Н	BA,RA	ACT	ILLEGAL*2
	L	L	Н	L	BA,A10	PRE/PREA	NOP*4(Idle after tRP)
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code,	MRS	ILLEGAL
	_	_	_	_	Mode-Add	IVIKS	ILLEGAL
ROW	Н	Х	Х	Х	Х	DESEL	NOP(Row Active after tRCD
ACTIVATING	L	Н	Н	Н	Х	NOP	NOP(Row Active after tRCD
	L	Н	Н	L	Х	TBST	ILLEGAL*2
	L	Н	L	Х	BA,CA,A10	READ/WRITE	ILLEGAL*2
	L	L	Н	Н	BA,RA ACT		ILLEGAL*2
	L	L	Н	L	BA,A10 PRE/PREA		ILLEGAL*2
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
WRITE RE-	Н	Х	Χ	Х	Х	DESEL	NOP
COVERING	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	TBST	ILLEGAL*2
	L	Н	L	Х	BA,CA,A10	READ/WRITE	ILLEGAL*2
	L	L	Н	Н	BA,RA	ACT	ILLEGAL*2
	L	L	Н	L	BA,A10	PRE/PREA	ILLEGAL*2
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

(11/52)

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

FUNCTION TRUTH TABLE(continued)

Current State	/S	/RAS	/CAS	WE	Address	Command	Action
RE-	Н	Х	Х	Х	Х	DESEL	NOP(Idle after tRC)
FRESHING	L	Н	Н	нх		NOP	NOP(Idle after tRC)
	L	Н	Н	L	Х	TBST	ILLEGAL
	L	Н	L	Х	BA,CA,A10	READ/WRITE	ILLEGAL
	L	L	Н	Н	BA,RA	ACT	ILLEGAL
	L	L	Н	L	BA,A10	PRE/PREA	ILLEGAL
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
MODE	Н	Х	Х	Х	Х	DESEL	NOP(Idle after tRSC)
REGISTER	L	Н	Н	Н	Х	NOP	NOP(Idle after tRSC)
SETTING	L	Н	Н	L	Х	TBST	ILLEGAL
	L	Н	L	Х	BA,CA,A10	READ/WRITE	ILLEGAL
	L	L	Н	Н	BA,RA	ACT	ILLEGAL
	L	L	H L BA,A10		PRE/PREA	ILLEGAL	
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

ABBREVIATIONS:

H = Hige Level, L = Low Level, X = Don't Care

BA = Bank Address, RA = Row Address, CA = Column Address, NOP = No Operation

NOTES:

- 1. All entries assume that CKE was High during the preceding clock cycle and the current clock cycle.
- 2. ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the state of that bank.
- 3. Must satisfy bus contention, bus turn around, write recovery requirements.
- 4. NOP to bank precharging or in idle state. May precharge bank indicated by BA.
- 5. ILLEGAL if any bank is not idle.

ILLEGAL = Device operation and / or date-integrity are not guaranteed.

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

FUNCTION TRUTH TABLE FOR CKE

Current State	CKE n-1	CKE n	/S	/RAS	/CAS	/WΕ	Add	Action
SELF -	Н	Х	Χ	Х	Χ	Χ	Х	INVALID
REFRESH*1	L	Н	Η	Х	Χ	Х	Χ	Exit Self-Refresh(Idle after tRC)
	L	Н	L	Н	Η	Η	Х	Exit Self-Refresh(Idle after tRC)
	L	Н	L	Н	Н	L	Х	ILLEGAL
	L	Н	L	Н	L	Χ	Х	ILLEGAL
	L	Н	L	L	Χ	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	NOP(Maintain Self-Refresh)
POWER	Н	Х	Х	Х	Х	Х	Х	INVALID
DOWN	L	Н	Х	Х	Χ	Х	Х	Exit Power Down to Idle
	L	L	Х	Х	Χ	Χ	Х	NOP(Maintain Self-Refresh)
ALL BANKS	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table
IDLE*2	Н	L	L	L	L	Н	Х	Enter Self-Refresh
	Η	L	Η	Х	Х	Х	Х	Enter Power Down
	Н	L	L	Н	Н	Н	Χ	Enter Power Down
	Ι	L	L	Н	Τ	L	Х	ILLEGAL
	Н	L	L	Н	L	Χ	Х	ILLEGAL
	Н	L	L	L	Χ	Х	Х	ILLEGAL
	L	Х	Χ	Х	Χ	Χ	Х	Refer to Current State = Power Dowr
ANY STATE	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table
other than	Н	L	Х	Χ	Х	Х	Х	Begin CK0 Suspend at Next Cycle*3
listed above	L	Н	Х	Х	Х	Х	Х	Exit CK0 Suspend at Next Cycle*3
	L	L	Χ	Χ	Х	Х	Χ	Maintain CK0 Suspend

ABBREVIATIONS:


H = High Level, L = Low Level, X = Don't Care

NOTES:

- 1. CKE Low to High transition will re-enable CK and other inputs **asynchronously**. A minimum setup time must be satisfied before any command other than EXIT.
- 2. Self-Refresh can be entered only from the All banks idle State.
- 3. Must be legal command.

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

SIMPLIFIED STATE DIAGRAM



MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

POWER ON SEQUENCE


Before starting normal operation, the following power on sequence is necessary to prevent a SDRAM from damaged or malfunctioning.

- 1. Apply power and start clock. Attempt to maintain CKE high, DQMB0-7 high and NOP condition at the inputs.
- 2. Maintain stable power, stable clock, and NOP input conditions for a minimum of 200us.
- 3. Issue precharge commands for all banks. (PRE or PREA)
- 4. After all banks become idle state (after tRP), issue 8 or more auto-refresh commands.
- 5. Issue a mode register set command to initialize the mode register.

After these sequence, the SDRAM is idle state and ready for normal operation.


MODE REGISTER

Burst Length, Burst Type and /CAS Latency can be programmed by setting the mode register (MRS). The mode register stores these date until the next MRS command, which may be issue when both banks are in idle state. After tRSC from a MRS command, the SDRAM is ready for new command.



(15/52)

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM



Initia	ıl Ado	dress	BL		Column Addressing														
A2	A1	A0					Sequ	ientia	al		Interleaved								
0	0	0		0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1		1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0		2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	8	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	ŏ	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1		5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0		6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1		7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0
-	0	0		0	1	2	3					0	1	2	3				
-	0	1	4	1	2	3	0					1	0	3	2				
-	1	0	4	2	3	0	1					2	3	0	1				
-	1	1		3	0	1	2					3	2	1	0				
-	-	0	2	0	1							0	1						
-	-	1	۷	1	0							1	0						

MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

OPERATION DESCRIPTION

BANK ACTIVATE

One of four banks is activated by an ACT command.

An bank is selected by BA0-1. A row is selected by A0-12.

Multiple banks can be active state concurrently by issuing multiple ACT commands.


Minimum activation interval between one bank and another bank is tRRD.

PRECHARGE

An open bank is deactivated by a PRE command.

A bank to be deactivated is designated by BA0-1.

When multiple banks are active, a precharge all command (PREA, PRE + A10=H) deactivates all of open banks at the same time. BA0-1 are "Don't Care" in this case. Minimum delay time of an ACT command after a PRE command to the same bank is tRP.




READ


A READ command can be issued to any active bank. The start address is specified by A0-9 (x8) . 1st output data is available after the /CAS Latency from the READ. The consecutive data length is defined by the Burst Length. The address sequence of the burst data is defined by the Burst Type. Minimum delay time of a READ command after an ACT command to the same bank is tRCD.


When A10 is high at a READ command, auto-precharge (READA) is performed. Any command (READ, WRITE, PRE, ACT, TBST) to the same bank is inhibited till the internal precharge is complete. The internal precharge starts at the BL after READA. The next ACT command can be issued after (BL + tRP) from the previous READA. In any case, tRCD+BL ≥ tRASmin must be met.

(17/52)

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM








MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

WRITE

A WRITE command can be issued to any active bank. The start address is specified by A0-9 (x8). 1st input data is set at the same cycle as the WRITE. The consecutive data length to be written is defined by the Burst Length. The address sequence of burst data is defined by the Burst Type. Minimum delay time of a WRITE command after an ACT command to the same bank is tRCD. From the last input data to the PRE command, the write recovery time (tWR) is required. When A10 is high at a WRITE command, auto-precharge (WRITEA) is performed. Any command (READ, WRITE, PRE, ACT, TBST) to the same bank is inhibited till the internal precharge is complete. The internal precharge starts at tWR after the last input data cycle. The next ACT command can be issued after (BL + tWR -1 + tRP) from the previous WRITEA. In any case, tRCD + BL + tWR -1 \geq tRASmin must be met.




(19/52)

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

BURST INTERRUPTION


[Read Interrupted by Read]

Burst read oparation can be interrupted by new read of the same or the other bank. Random column access is allowed READ to READ interval is minimum 1 CK



[Read Interrupted by Write]

Burst read operation can be interrupted by write of any active bank. Random column access is allowed. In this case, the DQ should be controlled adequately by using the DQMB0-7 to prevent the bus contention. The output is disabled automatically 2 cycle after WRITE assertion.




MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

[Read Interrupted by Precharge]

A burst read operation can be interrupted by precharge of *the same bank*. Read to PRE interval is minimum 1 CK. A PRE command output disable latency is equivalent to the /CAS Latency.




(21/52)

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

[Read Interrupted by Burst Terminate]


Similarly to the precharge, burst terminate command can interrupt burst read operation and disable the data output. The terminated bank remains active,READ to TBST interval is minimum of 1 CK. A TBSTcommand to output disable latency is equivalent to the /CAS Latency.



4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM


[Write Interrupted by Write]

Burst write operation can be interrupted by new write of any active bank. Random column access is allowed. WRITE to WRITE interval is minimum 1 CK.



[Write Interrupted by Read]

Burst write operation can be interrupted by read of any active bank. Random column access is allowed. WRITE to READ interval is minimum 1 CK. The input data on DQ at the interrupting READ cycle is "don't care".




(23/52)

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM


[Write Interrupted by Precharge]

Burst write operation can be interrupted by precharge of *the same bank*. Write recovery time(tWR) is required from the last data to PRE command. During write recovery, data inputs must be masked by DQM.



[Write Interrupted by Burst Terminate]

Burst terminate command can terminate burst write operation. In this case, the write recovery time is not required and the bank remains active. The WRITE to TBST minimum interval is 1CK.





16.Apr.2000

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

[Write with Auto-Precharge interrupted by Write or Read to anotehr Bank]

Burst write with auto-precharge can be interrupted by write or read to *another bank*. Next ACT command can be issued after (BL+tWR-1+tRP) from the WRITEA. Auto-precharge interrrupted by a command to the same bank is inhibited.






(25/52)

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

[Read with Auto-Precharge interrupted by Read to anotehr Bank]

Burst read with auto-precharge can be interrupted by read to another bank. Next ACT command can be issued after (BL+tRP) from the READA. Auto-precharge interrrupted by a command to the same bank is inhibited.



Full Page Burst

Full page burst length is available for only the sequential burst type. Full page burst read or write is repeated untill aPrecharge or a Burst Terminate command is issued. In case of the full page burst, a read or write with auto-precharge command is illegal.

Single Write


When single write mode is set, burst length for write is always one, independently of Burst Length defined by (A2-0).

(26/52)

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

AUTO REFRESH

Single cycle of auto-refresh is initiated with a REFA(/CS=/RAS=/CAS=L, /WE=/CKE=H) command. The refresh address is generated internally. 8192 REFA cycle within 64ms refresh 256Mbit memory cells. The auto-refresh is performed on 4banks concurrently. Before performing an auto-refresh, all banks must be in the idle state. Auto-refresh to auto-refresh interval is minimum tRFC. Any command must not be issued before tRFC from the REFA command.




(27/52)

MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

SELF REFRESH

Self-refresh mode is entered by issuing a REFS command (/CS=/RAS=/CAS=L, /WE=H, CKE=L). Once the self-refresh is initiated, it is maintained as log as CKE is kept low.During the self-refresh mode, CKE is asynchronous and the only enabled input, all other inputs including CK are disabled and ignored, so that power consumption due to synchronous inputs is saved. To exit the self-refresh, supplying stable CK inputs, asserting DESEL or NOP command and then asserting CKE=H. After tRFC from the 1st CK edge follwing CKE=H, all banks are in the idle state and a new command can be issued after, but DESEL or NOP commands must be asserted till then.





(28/52)


4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

CLK SUSPEND and POWER DOWN

CKE controls the internal CLK at the following cycle. Figure below shows how CKE works. By negating CKE, the next internal CLK is suspended. The purpose of CLK suspend is power down, output suspend or input suspend. CKE is a synchronous input except during the self-refresh mode. CLK suspend can be performed either when the banks are active or idle. A command at the suspended cycle is ignored.







(29/52)


MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

DQM CONTROL

DQMB0-7 is a dual function signal defined as the data mask for writes and the output disable for reads. During writes, DQMB0-7 masks input data word by word. DQMB0-7 to Data In latency is 0.

During reads, DQMB0-7 forces output to Hi-Z word by word. DQMB0-7 to output Hi-Z latency is 2.



4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Condition	Ratings	Unit
Vdd	Supply Voltage	with respect to Vss	-0.5 ~ 4.6	V
VI	Input Voltage	with respect to Vss	-0.5 ~ Vdd+0.5	V
VO	Output Voltage	with respect to Vss	-0.5 ~ Vdd+0.5	V
Ю	Output Current		50	mA
Pd	Power Dissipation	Ta=25°C	16	W
Topr	Operating Temperature		0 ~ 70	°C
Tstg	Storage Temperature		-40 ~ 100	°C

RECOMMENDED OPERATING CONDITION

(Ta=0 ~ 70°C, unless otherwise noted)

Cumbal	Parameter		11.26		
Symbol	i diametei	Min.	Тур.	Max.	Unit
Vdd	Supply Voltage	3.0	3.3	3.6	V
Vss	Supply Voltage	0	0	0	V
VIH	High-Level Input Voltage all inputs	2.0		Vdd+0.3	V
VIL	Low-Level Input Voltage all inputs	-0.3		0.8	V

CAPACITANCE

 $(Ta=0 \sim 70^{\circ}C, Vdd = 3.3 \pm 0.3V, Vss = 0V, unless otherwise noted)$

Symbol	Parameter	Test Condition	Limits(max.)	Unit
CI(A)	Input Capacitance, address pin	VI = 1.4V	95	pF
CI(C)	Input Capacitance, /RAS,/CAS,/WE	f=1MHz	95	pF
CI(K)	Input Capacitance, CK pin	Vi=25mVrms	55	pF
CI/O	Input Capacitance, I/O pin		25	pF

MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

AVERAGE SUPPLY CURRENT from Vdd

(Ta=0 ~70°C, Vdd = 3.3 \pm 0.3V, Vss = 0V, unless otherwise noted)

Б				Limits (max)			
Parameter	Symbol			-6,-6L	-7,-7L	Unit	Note
operating current one bank active (discrete)	lcc1	tRC=min.tCLK=min, BL=1,CL=3		920	800	mA	1,6
precharge stanby current	Icc2P	CKE=L,tCLK=15ns, /CS>Vcc-0.2V		24	16	mΑ	2
in power-down mode Icc2PS CKE=CLK=L, /CS>Vcc-0.2V		16	16	mΑ	_		
precharge stanby current	Icc2N	CKE=H,tCLK=15ns,VIH>Vcc-0.2V,VIL<0.2V		400	320	mA	2,3
in non power-down mode	Icc2NS	CKE=H,CLK=L,VIH>Vcc-0.2V,VIL<0.2V(fixed)		96	96	mA	2,4
active stanby current in non power-down mode	Icc3N	CKE=H,tCLK=15ns		480	400	mA	3,5
one bank active (discrete)	Icc3NS	CKE=H,CLK=L		240	240	mΑ	4,5
burst current	Icc4	tCLK=min, BL=4, CL=3,all banks activ e(discerte)		1080	880	mΑ	5,6
auto-refresh current	Icc5	tRC=min, tCLK=min		2880	2720	mΑ	
self-refresh current	lcc6	CKE 10.3V	-6,-7	48	48	mΑ	
Sell-lellest cuttent	efresh current CKE <0.2V		-6L,-7L	32	32	mΑ	

Note)

- 1.addresses are changed 3 times during tRC, only 1bank is active & all other banks are idle.
- 2.all banks are idle
- 3.input signals are changed one time during 3xtCLK
- 4.input signals are stable
- 5.all banks are active
- 6.1Phy sical bank is active,

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(Ta=0 \sim 70^{\circ}C, Vdd = 3.3 \pm 0.3V, Vss = 0V, unless otherwise noted)$

	5	T . O . III	Lim		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
VOH(DC)	High-Level Output Voltage(DC)	IOH=-2mA	2.4		V
VOL(DC)	Low-Level Output Voltage(DC)	IOL=2mA		0.4	V
IOZ	Off-stare Output Current	Q floating VO=0 ~ Vdd	-20	20	uA
li	Input Current	VIH=0 ~ Vdd+0.3V	-160	160	uA


4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

AC TIMING REQUIREMENTS (SDRAM Component)

 $(Ta=0 \sim 70^{\circ}C, Vdd = 3.3 \pm 0.3V, Vss = 0V, unless otherwise noted)$

Input Pulse Levels: 0.8V to 2.0V Input Timing Measurement Level: 1.4V

	Parameter			Limits			
Symbol			-6,-6L		-7,-7L		Unit
			Min.	Max.	Min.	Max.	
tCLK CK cycle time	CL=2	10		10		ns	
	CK cycle time	CL=3	7.5		10		ns
tCH	CK High pulse width		2.5		3		ns
tCL	CK Low pilse width		2.5		3		ns
tT	Transition time of CK		1	10	1	10	ns
tIS	Input Setup time(all inputs)		1.5		2		ns
tlH	Input Hold time(all inputs)		0.8		1		ns
tRC	Row cycle time		67.5		70		ns
tRCD	Row to Column Delay		20		20		ns
tRAS	Row Active time		45	120K	50	120K	ns
tRP	Row Precharge time		20		20		ns
tWR	Write Recovery time		15		20		ns
tRRD	Act to Act Deley time		15		20		ns
tRSC	Mode Register Set Cycle time		15		20		ns
tRFC	Refresh Cycle time		75		80		ns
tREF	Average Refresh Interval			7.8		7.8	us



4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM


SWITCHING CHARACTERISTICS (SDRAM Component)


 $(Ta=0 \sim 70^{\circ}C, Vdd = 3.3 \pm 0.3V, Vss = 0V, unless otherwise note3)$

			Limits					
Symbol	Symbol Parameter		-6,-6L		-7,-7L		Unit	
			Min.	Max.	Min.	Max.	01111	
tAC	Access time from CK	CL=2		6		6	ns	
		CL=3		5.4		6	ns	
tOH	Output Hold time from CK	CL=2	3		3		ns	
		CL=3	3		3		ns	
tOLZ	Delay time, output low impedance from CK		0		0		ns	
tOHZ	Delay time, output high impedance from CK		3	6	3	6	ns	

Note)

Output Load Condition






¹ If clock rising time is longer than 1ns,(tT/2-0.5)ns should be added to parameter.

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM


Burst Write (single bank) @BL=4



Italic parameter indicates minimum case

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM


Burst Write (multi bank) @BL=4



Italic parameter indicates minimum case


4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

Burst Read (single bank) @BL=4 CL=2



4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM


Burst Read (multiple bank) @BL=4 CL=2



(38/52)


4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

Write Interrupted by Write @BL=4



4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM


Read Interrupted by Read @BL=4 CL=2



(40/52)


4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

Write Interrupted by Read, Read Interrupted by Write @BL=4,CL=2



4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM


Write/Read Terminated by Precharge @BL=4 CL=2



(42 / 52)

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

Write/Read Terminated by Burst Terminate @BL=4,CL=2




Italic parameter indicates minimum case

16.Apr.2000


4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

Single Write Burst Read @BL=4 CL=2




4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

Power-Up Sequence and Intialize




4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

Auto Refresh



4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM


Self Refresh



All banks must be idle before REFS is issued.


4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

CLK Suspension @BL=4 CL=2




4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM


Power Down




4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

OUTLINE







4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM


EEPROM Components A.C. and D.C. Characteristics

		Limits			
Symbol	Parameter	Min.	Тур.	Max.	Units
Vcc	Supply Voltage	3.0	3.3	3.6	V
Vss	Supply Voltage	0	0	0	V
ViH	Input High Voltage	Vddx0.7			V
VIL	Input Low Voltage	-0.3		Vccx0.3	V
Vol	Output Low Voltage			0.4	V

EEPROM A.C.Timing Parameters (Ta=0 to 70C)

			ts	
Symbol	Parameter	Min.	Max	Units
fSCL	SCL Clock Frequency		80	KHz
TI	Noise Supression Time Constant at SCL, SDA inputs		100	ns
TAA	SCL Low to SDA Data Out Valid	0.3	7.0	us
TBUF	Time the Bus Must Be Free before a New Transmission Can Start	6.7		us
THD:STA	Start Condition Hold Time	4.5		us
TLOW	Clock Low Time	6.7		us
THIGH	Clock High Time	4.5		us
TSU:STA	Start Condition Setup Time	6.7		us
THD:DAT	Data In Hold Time	0		us
TSU:DAT	Data In Setup Time	500	1	ns
TR	SDA and SCL Rise Time		1	us
TF	SDA and SCL Fall Time		300	ns
TSU:STO	Stop Condition Setup Time	6.7		us
TDH	Data Out Hold Time	300		ns
TWR	Write Cycle Time		15	ms

tWR is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle.



(51/52)

Some contents are subject to change without notice.

MH64S64APFH-6,-6L,-7,-7L

4294967296-BIT (67108864 - WORD BY 64-BIT)SynchronousDRAM

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- 2.Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3.All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5.Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7.If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.