August 21, 1998

FN7294

Programmable CPU Power Supply Unit

élantec.

The EL7560 is the simplest, most cost effective method for powering modern high power CPUs which require a user


adjustable output voltage. Although it is particularly designed to function with next generation CPUs, its simple design can provide low cost solutions for any 5V to 3V application.

The circuit uses on chip resistorless current sensing for high efficiency, stable current mode control. An on chip temperature sensor resets the OT pin. The OT pin can be tied directly to the OUTEN pin for automatic overtemperature shutdown. The user can adjust the oscillator frequency as well as the slope compensation.

The output voltage is adjustable using a 4-bit parallel interface. A power OK signal "PWRGD' pulls high when the FB pin is within -7% of the programmed value.

Pinout

EL7560 (28-PIN SOIC) TOP VIEW



Features

- 3.3V @ 12.4amps continuous
- Internal FETs
- >90% efficiency
- · Synchronous switching
- 4-bit digitally adjustable output voltage
- User adjustable slope compensation
- · Internal soft start
- · Over temperature indicator
- · Low current sleep mode
- · Low parts count
- · Pulse by pulse current limiting
- · High efficiency at light load
- · Operates up to 1MHz
- 1% output accuracy
- Sync function
- Power good signal

Applications

- PC motherboards
- Local high power CPU supplies

Ordering Information

PART NUMBER	TEMP. RANGE	PACKAGE	PKG. NO.
EL7560CM	-40°C to +85°C	28-Pin SOIC	MDP0027

D3 is 1.235V reference.

EL7560

Absolute Maximum Ratings (T_A = 25°C)

Supply (V _{IN} , V _{DD})	Ambient Operating Temperature40°C to +85°C
Output Pins0.3V below GND, +0.3V above V _{DD}	Operating Junction Temperature
Instantaneous Peak Output Current16A	Power Dissipation
Storage Temperature Range65°C to +150°C	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

DC Electrical Specifications $V_{DD} = V_{IN} = 5V$, $C_{OSC} = 1nF$, $C_{SLOPE} = 68pF$, $T_A = 25$ °C, unless otherwise specified (Note 1)

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNITS
V _{2X}	Voltage Doubler Output	V _{DD} =5V, I _{LOAD} =20mA	8.0	9	9.5	V
DAC _{LSB}	DAC Resolution		0.095		0.105	V
Fosc	Oscillator Initial Accuracy		105	120	135	kHz
Fosctc	Oscillator Tempco	0°C <t<sub>A<125°C</t<sub>		±0.1		%/°C
V _{RAMP}	Oscillator Ramp Amplitude			1.2		V
M _{SS}	Soft Start Slope	F _{OSC} =500kHz		0.3		V/msec
I _{VID}	VID Pull Up Current	VID = 0V	9	13	18	μΑ
I _{CSLOPE}	C _{SLOPE} Charging Current		32	40	48	μΑ
I _{DD}	Supply Current	OUTEN=4V F _{OSC} =120kHz		25	35	mA
I _{DDOFF}	Stdby Current	OUTEN=0V		3	5	mA
R _{DSON}	Composite FET Resistance		18		25	mΩ
R _{DSONTC}	R _{DSON} Tempco			0.1		mΩ/°C
V _{OUT}	Output Initial Acurracy	VID=0111	2.765	2.8	2.835	٧
V _{RANGE}	Output Voltage Range	VID=1110 to 0000	2.065		3.535	V
I _{LMAX}	Maximum current	V _{OUT} =0		14.0		amps
V _{OUT-TC}	Output Tempco	0°C <t<sub>A<70°C</t<sub>		±1		%
V _{OUT-LINE}	Output Line Regulation	V _{OUT} =2.8, 4.5V _{DD} <5.5, V _{DD} =V _{IN}	-1		1	%
V _{OUT-LOAD}	Output Load Regulation	0.3A <i<sub>LOAD<12.4A</i<sub>	-1		1	%
V _{OUT-TOT}	Output Total Variation		-2		2	%
OT _{OFF}	Over Temperature Threshold			135		°C
OT _{HYS}	Over Temperature Hysteresis			50		°C
V _{PWRGD}	Power Good Threshold with Respect to Desired OutputVoltage	VID=0111	-9	-7	-5	%
V _{DD-ON}	Minimum V _{DD} form Startup				4	V
V _{DD-OFF}	Maximum V _{DD} for Shutdown		3.75			V

NOTE:

1. The oscillator and voltage doubler operate normally when V_{DD} exceeds V_{DD-ON} threshold, independent of the OUTEN logic level.

Voltage Identification Codes

P6 PINS				
V _{ID3}	V _{ID2}	V _{ID1}	V _{ID0}	V _{DC}
1	1	1	1	0, No CPU
1	1	1	0	2.1
1	1	0	1	2.2
1	1	0	0	2.3
1	0	1	1	2.4
1	0	1	0	2.5
1	0	0	1	2.6
1	0	0	0	2.7
0	1	1	1	2.8
0	1	1	0	2.9
0	1	0	1	3.0
0	1	0	0	3.1
0	0	1	1	3.2
0	0	1	0	3.3
0	0	0	1	3.4
0	0	0	0	3.5


EL7560 Pin Descriptions


PIN NUMBER	NAME	DESCRIPTION
1	C _P -	Negative input for the charge pump bootstrap capacitor. (Note 1)
2	C _P +	Positive input for the charge pump bootstrap capacitor. (Note 1)
3	C2V	Voltage doubler output. Pin requires at least a 1µF capacitor to GND. (Note 1)
4	V _{SS}	Ground return for the control circuitry.
5	V _{HI}	Positive supply for the high side driver. This pin is bootstrapped from the LX pin with a 0.1µF capacitor.
6	LX	Common connection between the two large internal FETs. External inductor connection.
7	LX	Same as pin 6.
8	LX	Same as pin 6.
9	LX	Same as pin 6.
10	LX	Same as pin 6.
11	TEST	This is test pin and must remain grounded at all times
12	PWRGD	Pin pulls high when the FB pin is within - 7%(typ) of its programmed value.
13	ŌŦ	Overtemperature indicator. Pulls low when the die temperature exceeds 135°C. Pin has 10mA pull-up.
14	ŌT	A logic high on OUTEN enables the regulator (Note 1)
15	VID3	Bit 3(MSB) of the output voltage select DAC.
16	VID2	Bit 2 of the output voltage select DAC.
17	VID1	Bit 1 of the output voltage select DAC.
18	VID0	Bit 0(LSB) of the output voltage select DAC.
19	V _{SSP}	Ground return to the buck regulator.
20	V _{SSP}	Same as pin 19.
21	V _{IN}	Positive power supply input to the buck regulator.
22	V _{SSP}	Same as pin 19.
23	V _{IN}	Same as pin 21.
24	V_{DD}	Pin supplies power to the internal control circuitry.
25	C _{OSC}	Oscillator timing capacitor. Oscillator Frequency is approximately: F _{OSC} (Hz)=0.0001/C _{OSC} (F). The duty cycle is approximately 5%. (Note 1)
26	C _{SLOPE}	Slope compensation capacitor.
27	C _{REF}	External reference input pin.
28	FB	Voltage feedback pin for the buck regulator.


NOTE:


 $1. \ \, \text{The oscillator and voltage doubler operate normally when } V_{DD} \text{ exceeds } V_{DD\text{-}ON} \text{ threshold, independent of the OUTEN logic level.}$


Typical Performance Curves


















Typical Performance Curves (Continued)


















EL7560 Functional Block Diagram



Thermal considerations and power dissipation:

To achieve the maximum 12.4A continuous output current, the EL7560 is packaged in a 28 pin HSOP (Heat-Slug SO Package). Within the package, the EL7560 die is attached to one side of a copper slug. The other side of the slug is coincident with the package top surface, and is therefore exposed to the ambient environment. The copper slug provides an exceptionally low thermal resistance (θ JC) of typically 7°C/W. To obtain low junction to ambient thermal resistance (θ JA), a heatsink is required to provide heat transfer path from the die to the ambient. The EL7560 power dissipation is a direct function of the "on" resistance of the internal power FETs (Rds-on) and the output current. For the

maximum 12.4A output current and the worse case Rds-on at 125° C ($35m\Omega$), the power dissipation is $Iout^{2*}R = 5.38W$. To maintain 12.4A continuous output current operation at the maximum 70° C ambient temperature, the die temperature must be kept below the 135° C thermal shut down temperature. This requires a θ JA of 12° C/W. To help achieve such a low θ JA with practical size heatsink, airflow is also required. Application note #13 shows the 11° C/W thermal resistance can be achieved with the Wakefield heatsink #8052-60 and minimum 200LFM airflow.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com