

Preliminary DDR400 Data Sheet Addendum Jan. 2003, V0.9

#### **Features**

#### **CAS Latency and Clock Frequency**

| CAS Latency | Maximum Operating Frequency (MHz) |         |  |  |  |  |
|-------------|-----------------------------------|---------|--|--|--|--|
|             | DDR400B                           | DDR400A |  |  |  |  |
|             | -5                                | -5A     |  |  |  |  |
| 2           | 133                               | 133     |  |  |  |  |
| 2.5         | 166                               | 200     |  |  |  |  |
| 3           | 200                               | 200     |  |  |  |  |

- Double data rate architecture: two data transfers per clock cycle
- Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
- DQS is edge-aligned with data for reads and is center-aligned with data for writes
- · Differential clock inputs (CK and CK)
- Four internal banks for concurrent operation

- · Data mask (DM) for write data
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- · Burst Lengths: 2, 4, or 8
- CAS Latency: (1.5), 2, 2.5, (3)
- · Auto Precharge option for each burst access
- · Auto Refresh and Self Refresh Modes
- 7.8μs Maximum Average Periodic Refresh Interval (8k refresh)
- 2.5V (SSTL\_2 compatible) I/O
- $V_{DDQ} = 2.6V \pm 0.1V / V_{DD} = 2.6V \pm 0.1V$
- TSOP66 package

### **Description**

The 256Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quad-bank DRAM.

The 256Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 256Mb DDR SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edge-aligned with data for Reads and center-aligned with data for Writes.

The 256Mb DDR SDRAM operates from a differential clock (CK and CK; the crossing of CK going HIGH and CK going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coinci-

dent with the Read or Write command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL\_2. All outputs are SSTL\_2, Class II compatible.

**Note:** The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.

2003-01-10, V0.9 Page 1 of 29



**Preliminary DDR400 Data Sheet Addendum** 

# **Ordering Information**

| Part Number <sup>a</sup> | Org. | CAS-RCD-RP<br>Latencies |     | CAS-RCD-RP<br>Latencies |     | CAS-RCD-RP<br>Latencies | Clock<br>(MHz) | Speed   | Package        |
|--------------------------|------|-------------------------|-----|-------------------------|-----|-------------------------|----------------|---------|----------------|
| HYB25D256800BT(L)-5A     | x8   | 3-3-3                   | 200 | 2.5-3-3                 | 200 | 2-3-3                   | 133            | DDR400A | 66 Pin TSOP-II |
| HYB25D256160BT(L)-5A     | x16  |                         |     |                         |     |                         |                |         |                |
| HYB25D256800BT(L)-5      | x8   |                         |     |                         | 166 |                         |                | DDR400B |                |
| HYB25D256160BT(L)-5      | x16  |                         |     |                         |     |                         |                |         |                |

a. HYB: designator for memory components

25D: DDR-I SDRAMs at Vddq=2.5V

256: 256Mb density

400/800/160: Product variations x4, x8 and x16

B: Die revision B

C/T: Package type FBGA and TSOP

L: Low power version (optional) - these components are specifically selected for low IDD6 Self Refresh currents


-5: speed grade - see table

Page 2 of 29 2003-01-10, V0.9



**Preliminary DDR400 Data Sheet Addendum** 

## **Pin Configuration (TSOP66)**



2003-01-10, V0.9 Page 3 of 29



**Preliminary DDR400 Data Sheet Addendum** 

# **Input/Output Functional Description**


| Symbol        | Туре         | Function   |
|---------------|--------------|--|
| CK, CK        | Input        | Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$ . Output (read) data is referenced to the crossings of CK and $\overline{\text{CK}}$ (both directions of crossing).   |
| CKE           | Input        | Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for power down entry and exit, and for self refresh entry. CKE is asynchronous for self refresh exit. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self refresh. |
| <del>CS</del> | Input        | <b>Chip Select:</b> All commands are masked when $\overline{CS}$ is registered HIGH. $\overline{CS}$ provides for external bank selection on systems with multiple banks. $\overline{CS}$ is considered part of the command code. The standard pinout includes one $\overline{CS}$ pin.  |
| RAS, CAS, WE  | Input        | Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.  |
| DM            | Input        | <b>Input Data Mask:</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading.   |
| BA0, BA1      | Input        | <b>Bank Address Inputs:</b> BA0 and BA1 define to which bank an Active, Read, Write or Precharge command is being applied. BA0 and BA1 also determines if the mode register or extended mode register is to be accessed during a MRS or EMRS cycle.  |
| A0 - A12      | Input        | Address Inputs: Provide the row address for Active commands, and the column address and Auto Precharge bit for Read/Write commands, to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op-code during a Mode Register Set command.   |
| DQ            | Input/Output | Data Input/Output: Data bus.   |
| DQS           | Input/Output | <b>Data Strobe:</b> Output with read data, input with write data. Edge-aligned with read data, centered in write data. Used to capture write data.   |
| NC            |              | No Connect: No internal electrical connection is present.  |
| $V_{DDQ}$     | Supply       | DQ Power Supply: $2.6V \pm 0.1V$ .   |
| $V_{SSQ}$     | Supply       | DQ Ground  |
| $V_{DD}$      | Supply       | Power Supply: 2.6V ± 0.1V.   |
| $V_{SS}$      | Supply       | Ground   |
| $V_{REF}$     | Supply       | SSTL_2 reference voltage: (V <sub>DDQ</sub> / 2)   |

Page 4 of 29 2003-01-10, V0.9



**Preliminary DDR400 Data Sheet Addendum** 

# Block Diagram (32Mb x 8)



**Note:** This Functional Block Diagram is intended to facilitate user understanding of the operation of the device; it does not represent an actual circuit implementation.


**Note:** DM is a unidirectional signal (input only), but is internally loaded to match the load of the bidirectional DQ and DQS signals.

2003-01-10, V0.9 Page 5 of 29



**Preliminary DDR400 Data Sheet Addendum** 

# Block Diagram (16Mb x 16)



**Note:** This Functional Block Diagram is intended to facilitate user understanding of the operation of the device; it does not represent an actual circuit implementation.

**Note:** UDM and LDM are unidirectional signals (input only), but is internally loaded to match the load of the bidirectional DQ , UDQS and LDQS signals.

Page 6 of 29 2003-01-10, V0.9



**Preliminary DDR400 Data Sheet Addendum** 

# **Functional Description**

The 256Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 268, 435, 456 bits. The 256Mb DDR SDRAM is internally configured as a quad-bank DRAM.

The 256Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double-data-rate architecture is essentially a 2n prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 256Mb DDR SDRAM consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A12 select the row). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst access.

Prior to normal operation, the DDR SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

#### Initialization

DDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. The following criteria must be met:

No power sequencing is specified during power up or power down given the following criteria:

 $V_{DD}$  and  $V_{DDQ}$  are driven from a single power converter output AND

V<sub>TT</sub> meets the specification AND

V<sub>REF</sub> tracks V<sub>DDQ</sub>/2

or

The following relationship must be followed:

 $V_{DDQ}$  is driven after or with  $V_{DD}$  such that  $V_{DDQ} < V_{DD} + 0.3 \text{ V}$ 

 $V_{TT}$  is driven after or with  $V_{DDQ}$  such that  $V_{TT} < V_{DDQ} + 0.3V$ 

 $V_{REF}$  is driven after or with  $V_{DDQ}$  such that  $V_{REF} < V_{DDQ} + 0.3V$ 

The DQ and DQS outputs are in the High-Z state, where they remain until driven in normal operation (by a read access). After all power supply and reference voltages are stable, and the clock is stable, the DDR SDRAM requires a 200µs delay prior to applying an executable command.

Once the 200µs delay has been satisfied, a Deselect or NOP command should be applied, and CKE should be brought HIGH. Following the NOP command, a Precharge ALL command should be applied. Next a Mode Register Set command should be issued for the Extended Mode Register, to enable the DLL, then a Mode Register Set command should be issued for the Mode Register, to reset the DLL, and to program the operating parameters. 200 clock cycles are required between the DLL reset and any executable command. During the 200 cycles of clock for DLL locking, a Deselect or NOP command must be applied. After the 200 clock cycles, a Precharge ALL command should be applied, placing the device in the "all banks idle" state.

Once in the idle state, two AUTO REFRESH cycles must be performed. Additionally, a Mode Register Set command for the Mode Register, with the reset DLL bit deactivated (i.e. to program operating parameters without resetting the DLL) must be performed. Following these cycles, the DDR SDRAM is ready for normal operation.

2003-01-10, V0.9 Page 7 of 29



**Preliminary DDR400 Data Sheet Addendum** 

### **Register Definition**

#### Mode Register

The Mode Register is used to define the specific mode of operation of the DDR SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, and an operating mode. The Mode Register is programmed via the Mode Register Set command (with BA0 = 0 and BA1 = 0) and retains the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Mode Register bits A0-A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4-A6 specify the CAS latency, and A7-A12 specify the operating mode.

The Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements results in unspecified operation

#### **Burst Length**

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable. The burst length determines the maximum number of column locations that can be accessed for a given Read or Write command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.


When a Read or Write command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst wraps within the block if a boundary is reached. The block is uniquely selected by A1-Ai when the burst length is set to two, by A2-Ai when the burst length is set to four and by A3-Ai when the burst length is set to eight (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both Read and Write bursts.

Page 8 of 29 2003-01-10, V0.9



**Preliminary DDR400 Data Sheet Addendum** 

## **Mode Register Operation**



<sup>\*</sup> BA0 and BA1 must be 0, 0 to select the Mode Register (vs. the Extended Mode Register).

2003-01-10, V0.9 Page 9 of 29



**Preliminary DDR400 Data Sheet Addendum** 

#### **Burst Definition**

| D            | Startir | ng Column A | ddress | Order of Accesse  | es Within a Burst  |
|--------------|---------|-------------|--------|-------------------|--------------------|
| Burst Length | A2      | A1          | A0     | Type = Sequential | Type = Interleaved |
|              |         |             | 0      | 0-1               | 0-1                |
| 2            |         |             | 1      | 1-0               | 1-0                |
|              |         | 0           | 0      | 0-1-2-3           | 0-1-2-3            |
|              |         | 0           | 1      | 1-2-3-0           | 1-0-3-2            |
| 4            |         | 1           | 0      | 2-3-0-1           | 2-3-0-1            |
|              |         | 1           | 1      | 3-0-1-2           | 3-2-1-0            |
|              | 0       | 0           | 0      | 0-1-2-3-4-5-6-7   | 0-1-2-3-4-5-6-7    |
|              | 0       | 0           | 1      | 1-2-3-4-5-6-7-0   | 1-0-3-2-5-4-7-6    |
|              | 0       | 1           | 0      | 2-3-4-5-6-7-0-1   | 2-3-0-1-6-7-4-5    |
| _            | 0       | 1           | 1      | 3-4-5-6-7-0-1-2   | 3-2-1-0-7-6-5-4    |
| 8            | 1       | 0           | 0      | 4-5-6-7-0-1-2-3   | 4-5-6-7-0-1-2-3    |
|              | 1       | 0           | 1      | 5-6-7-0-1-2-3-4   | 5-4-7-6-1-0-3-2    |
|              | 1       | 1           | 0      | 6-7-0-1-2-3-4-5   | 6-7-4-5-2-3-0-1    |
|              | 1       | 1           | 1      | 7-0-1-2-3-4-5-6   | 7-6-5-4-3-2-1-0    |

#### Notes:

- 1. For a burst length of two, A1-Ai selects the two-data-element block; A0 selects the first access within the
- 2. For a burst length of four, A2-Ai selects the four-data-element block; A0-A1 selects the first access within the block.
- 3. For a burst length of eight, A3-Ai selects the eight-data- element block; A0-A2 selects the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.

#### **Burst Type**

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in *Burst Definition* on page 10.

#### **Read Latency**

The Read latency, or CAS latency, is the delay, in clock cycles, between the registration of a Read command and the availability of the first burst of output data. The latency can be programmed 2, 2.5 or 3 clocks. CAS latency of 1.5 is an optional feature on this device.

If a Read command is registered at clock edge n, and the latency is m clocks, the data is available nominally coincident with clock edge n + m.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Page 10 of 29 2003-01-10, V0.9




**Preliminary DDR400 Data Sheet Addendum** 

#### **Operating Mode**

The normal operating mode is selected by issuing a Mode Register Set Command with bits A7-A12 set to zero, and bits A0-A6 set to the desired values. A DLL reset is initiated by issuing a Mode Register Set command with bits A7 and A9-A12 each set to zero, bit A8 set to one, and bits A0-A6 set to the desired values. A Mode Register Set command issued to reset the DLL should always be followed by a Mode Register Set command to select normal operating mode.

All other combinations of values for A7-A12 are reserved for future use and/or test modes. Test modes and reserved states should not be used as unknown operation or incompatibility with future versions may result.

#### **Required CAS Latencies**



2003-01-10, V0.9 Page 11 of 29



**Preliminary DDR400 Data Sheet Addendum** 

## **Extended Mode Register**

The Extended Mode Register controls functions beyond those controlled by the Mode Register; these additional functions include DLL enable/disable, and output drive strength selection (optional). These functions are controlled via the bits shown in the Extended Mode Register Definition. The Extended Mode Register is programmed via the Mode Register Set command (with BA0 = 1 and BA1 = 0) and retains the stored information until it is programmed again or the device loses power. The Extended Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements result in unspecified operation.

#### **DLL Enable/Disable**

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. The DLL is automatically disabled when entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any time the DLL is enabled, 200 clock cycles must occur before a Read command can be issued. This is the reason 200 clock cycles must occur before issuing a Read or Write command upon exit of self refresh operation.

#### **Output Drive Strength**


The normal drive strength for all outputs is specified to be SSTL\_2, Class II. In addition this design version supports a weak driver mode for lighter load and/or point-to-point environments which can be activated during mode register set. I-V curves for the normal and weak drive strength are included in this document.

Page 12 of 29 2003-01-10, V0.9



**Preliminary DDR400 Data Sheet Addendum** 

## **Extended Mode Register Definition**



2003-01-10, V0.9 Page 13 of 29



**Preliminary DDR400 Data Sheet Addendum** 

#### **Commands**

#### CommandsDeselect

The Deselect function prevents new commands from being executed by the DDR SDRAM. The DDR SDRAM is effectively deselected. Operations already in progress are not affected.

#### No Operation (NOP)

The No Operation (NOP) command is used to perform a NOP to a DDR SDRAM. This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

#### **Mode Register Set**

The mode registers are loaded via inputs A0-A12, BA0 and BA1. See mode register descriptions in the Register Definition section. The Mode Register Set command can only be issued when all banks are idle and no bursts are in progress. A subsequent executable command cannot be issued until t<sub>MRD</sub> is met.

#### **Active**

The Active command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A12 selects the row. This row remains active (or open) for accesses until a Precharge (or Read or Write with Auto Precharge) is issued to that bank. A Precharge (or Read or Write with Auto Precharge) command must be issued and completed before opening a different row in the same bank.

#### Read

The Read command is used to initiate a burst read access to an active (open) row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-Ai, Aj (where  $[i=8, j=don't\ care]$  for x16,  $[i=9, j=don't\ care]$  for x8 and [i=9, j=11] for x4) selects the starting column location. The value on input A10 determines whether or not Auto Precharge is used. If Auto Precharge is selected, the row being accessed is precharged at the end of the Read burst; if Auto Precharge is not selected, the row remains open for subsequent accesses.

#### Write

The Write command is used to initiate a burst write access to an active (open) row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-Ai, Aj (where  $[i=9,j=don't\ care]$  for x8; where [i=9,j=11] for x4) selects the starting column location. The value on input A10 determines whether or not Auto Precharge is used. If Auto Precharge is selected, the row being accessed is precharged at the end of the Write burst; if Auto Precharge is not selected, the row remains open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered low, the corresponding data is written to memory; if the DM signal is registered high, the corresponding data inputs are ignored, and a Write is not executed to that byte/column location.

#### **Precharge**

The Precharge command is used to deactivate (close) the open row in a particular bank or the open row(s) in all banks. The bank(s) will be available for a subsequent row access a specified time ( $t_{RP}$ ) after the Precharge command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any

Page 14 of 29 2003-01-10, V0.9



**Preliminary DDR400 Data Sheet Addendum** 

Read or Write commands being issued to that bank. A precharge command is treated as a NOP if there is no open row in that bank, or if the previously open row is already in the process of precharging.

#### **Auto Precharge**

Auto Precharge is a feature which performs the same individual-bank precharge functions described above, but without requiring an explicit command. This is accomplished by using A10 to enable Auto Precharge in conjunction with a specific Read or Write command. A precharge of the bank/row that is addressed with the Read or Write command is automatically performed upon completion of the Read or Write burst. Auto Precharge is nonpersistent in that it is either enabled or disabled for each individual Read or Write command. Auto Precharge ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge  $(t_{\rm RP})$  is completed. This is determined as if an explicit Precharge command was issued at the earliest possible time, as described for each burst type in the Operation section of this data sheet.

#### **Burst Terminate**

The Burst Terminate command is used to truncate read bursts (with Auto Precharge disabled). The most recently registered Read command prior to the Burst Terminate command is truncated, as shown in the Operation section of this data sheet.

#### **Auto Refresh**

Auto Refresh is used during normal operation of the DDR SDRAM and is analogous to CAS Before RAS (CBR) Refresh in previous DRAM types. This command is nonpersistent, so it must be issued each time a refresh is required.

The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an Auto Refresh command. The 256Mb DDR SDRAM requires Auto Refresh cycles at an average periodic interval of  $7.8 \mu s$  (maximum).

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight Auto Refresh commands can be posted in the system, meaning that the maximum absolute interval between any Auto Refresh command and the next Auto Refresh command is 9 \* 7.8  $\mu$ s (70.2 $\mu$ s). This maximum absolute interval is short enough to allow for DLL updates internal to the DDR SDRAM to be restricted to Auto Refresh cycles, without allowing too much drift in  $t_{AC}$  between updates.

#### Self Refresh

The Self Refresh command can be used to retain data in the DDR SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the DDR SDRAM retains data without external clocking. The Self Refresh command is initiated as an Auto Refresh command coincident with CKE transitioning low. The DLL is automatically disabled upon entering Self Refresh, and is automatically enabled upon exiting Self Refresh (200 clock cycles must then occur before a Read command can be issued). Input signals except CKE (low) are "Don't Care" during Self Refresh operation.

The procedure for exiting self refresh requires a sequence of commands. CK (and  $\overline{\text{CK}}$ ) must be stable prior to CKE returning high. Once CKE is high, the SDRAM must have NOP commands issued for  $t_{\text{XSNR}}$  because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh and DLL requirements is to apply NOPs for 200 clock cycles before applying any other command.

2003-01-10, V0.9 Page 15 of 29



**Preliminary DDR400 Data Sheet Addendum** 

#### **Truth Table 1a: Commands**

|  |    |     |     |    |          | –     |         |
|--|----|-----|-----|----|----------|-------|---------|
| Name (Function)  | CS | RAS | CAS | WE | Address  | MNE   | Notes   |
| Deselect (Nop)   | Н  | Х   | Х   | Х  | Х        | NOP   | 1, 9    |
| No Operation (Nop)                                     | L  | Н   | Н   | Н  | Х        | NOP   | 1, 9    |
| Active (Select Bank And Activate Row)                  | L  | L   | Н   | Н  | Bank/Row | ACT   | 1, 3    |
| Read (Select Bank And Column, And Start Read Burst)    | L  | Н   | L   | Н  | Bank/Col | Read  | 1, 4    |
| Write (Select Bank And Column, And Start Write Burst)  | L  | Н   | L   | L  | Bank/Col | Write | 1, 4    |
| Burst Terminate  | L  | Н   | Н   | L  | Х        | BST   | 1, 8    |
| Precharge (Deactivate Row In Bank Or Banks)            | L  | L   | Н   | L  | Code     | PRE   | 1, 5    |
| Auto Refresh Or Self Refresh (Enter Self Refresh Mode) | L  | L   | L   | Н  | Х        | AR/SR | 1, 6, 7 |
| Mode Register Set                                      | L  | L   | L   | L  | Op-Code  | MRS   | 1, 2    |

- 1. CKE is HIGH for all commands shown except Self Refresh.
- 2. BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A12 provide the op-code to be written to the selected Mode Register.)
- 3. BA0-BA1 provide bank address and A0-A12 provide row address.
- 4. BA0, BA1 provide bank address; A0-A*i* provide column address (where *i* = 8for x16, *i* = 9 for x8 and 9, 11 for x4); A10 HIGH enables the Auto Precharge feature (nonpersistent), A10 LOW disables the Auto Precharge feature.
- A10 LOW: BA0, BA1 determine which bank is precharged.A10 HIGH: all banks are precharged and BA0, BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH; Self Refresh if CKE is LOW.
- 7. Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto Precharge enabled or for write bursts
- 9. Deselect and NOP are functionally interchangeable.

## **Truth Table 1b: DM Operation**

| Name (Function)   | DM | DQs   | Notes |
|---|----|-------|-------|
| Write Enable  | L  | Valid | 1     |
| Write Inhibit   | Н  | Х     | 1     |
| Used to mask write data; provided coincident with the corresponding data. |    |       |       |

Page 16 of 29 2003-01-10, V0.9



**Preliminary DDR400 Data Sheet Addendum** 

## **Truth Table 2: Clock Enable (CKE)**

- 1. CKEn is the logic state of CKE at clock edge n: CKE n-1 was the state of CKE at the previous clock edge.
- 2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.
- 3. COMMAND n is the command registered at clock edge n, and ACTION n is a result of COMMAND n.
- 4. All states and sequences not shown are illegal or reserved.

|                | CKE n-1           | CKEn             |  |                            |       |
|----------------|-------------------|------------------|--|----------------------------|-------|
| Current State  | Previous<br>Cycle | Current<br>Cycle | Command n  | Action n                   | Notes |
| Self Refresh   | L                 | L                | X  | Maintain Self-Refresh      |       |
| Self Refresh   | L                 | Н                | Deselect or NOP  | Exit Self-Refresh          | 1     |
| Power Down     | L                 | L                | X  | Maintain Power-Down        |       |
| Power Down     | L                 | Н                | Deselect or NOP  | Exit Power-Down            |       |
| All Banks Idle | Н                 | L                | Deselect or NOP  | Precharge Power-Down Entry |       |
| All Banks Idle | Н                 | L                | AUTO REFRESH   | Self Refresh Entry         |       |
| Bank(s) Active | Н                 | L                | Deselect or NOP  | Active Power-Down Entry    |       |
|                | Н                 | Н                | See "Truth Table 3: Current State<br>Bank n - Command to Bank n<br>(Same Bank)" on page 18 |                            |       |

Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit (t<sub>XSNR</sub>) period. A minimum of 200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.

2003-01-10, V0.9 Page 17 of 29



**Preliminary DDR400 Data Sheet Addendum** 

## Truth Table 3: Current State Bank n - Command to Bank n (Same Bank)

| Current State   | CS | RAS | CAS | WE | Command           | Action                                 | Notes       |
|-----------------|----|-----|-----|----|-------------------|--|-------------|
| Any             | Н  | Х   | Χ   | Х  | Deselect          | NOP. Continue previous operation       | 1-6         |
| Ally            | L  | Н   | Н   | Н  | No Operation      | NOP. Continue previous operation       | 1-6         |
|                 | L  | L   | Н   | Н  | Active            | Select and activate row                | 1-6         |
| Idle            | L  | L   | L   | Н  | AUTO REFRESH      |  | 1-7         |
|                 | L  | L   | L   | L  | MODE REGISTER SET |  | 1-7         |
|                 | L  | Н   | L   | Н  | Read              | Select column and start Read burst     | 1-6, 10     |
| Row Active      | L  | Н   | L   | L  | Write             | Select column and start Write burst    | 1-6, 10     |
|                 | L  | L   | Н   | L  | Precharge         | Deactivate row in bank(s)              | 1-6, 8      |
| Read            | L  | Н   | L   | Н  | Read              | Select column and start new Read burst | 1-6, 10     |
| (Auto Precharge | L  | L   | Н   | L  | Precharge         | Truncate Read burst, start Precharge   | 1-6, 8      |
| Disabled)       | L  | Н   | Н   | L  | BURST TERMINATE   | BURST TERMINATE                        | 1-6, 9      |
| Write           | L  | Н   | L   | Н  | Read              | Select column and start Read burst     | 1-6, 10, 11 |
| (Auto Precharge | L  | Н   | L   | L  | Write             | Select column and start Write burst    | 1-6, 10     |
| Disabled)       | L  | L   | Н   | L  | Precharge         | Truncate Write burst, start Precharge  | 1-6, 8, 11  |

- 1. This table applies when CKE n-1 was HIGH and CKE n is HIGH (see Truth Table 2: Clock Enable (CKE) and after t<sub>XSNR</sub> / t<sub>XSRD</sub> has been met (if the previous state was self refresh).
- 2. This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, and t<sub>RP</sub> has been met.

Row Active: A row in the bank has been activated, and t<sub>RCD</sub> has been met. No data bursts/accesses and no register

accesses are in progress.

Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank.

Precharging: Starts with registration of a Precharge command and ends when  $t_{RP}$  is met. Once  $t_{RP}$  is met, the bank is in the

idle state.

Row Activating: Starts with registration of an Active command and ends when  $t_{\text{RCD}}$  is met. Once  $t_{\text{RCD}}$  is met, the bank is in the

"row active" state.

Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when t<sub>RP</sub> has been met. Once t<sub>RP</sub> is met, the bank is in the idle state.

Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when t<sub>RP</sub> has been met. Once t<sub>RP</sub> is met, the bank is in the idle state.

Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and according Truth Table 4.

5. The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied on each positive clock edge during these states.

Refreshing: Starts with registration of an Auto Refresh command and ends when t<sub>RFC</sub> is met. Once t<sub>RFC</sub> is met, the DDR SDRAM is in the "all banks idle" state.

Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when  $t_{MRD}$  has been met. Once  $t_{MRD}$  is met, the DDR SDRAM is in the "all banks idle" state.

Precharging All: Starts with registration of a Precharge All command and ends when t<sub>RP</sub> is met. Once t<sub>RP</sub> is met, all banks is in the idle state.

- 6. All states and sequences not shown are illegal or reserved.
- 7. Not bank-specific; requires that all banks are idle.
- 8. May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for precharging.
- 9. Not bank-specific; BURST TERMINATE affects the most recent Read burst, regardless of bank.
- Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.

11. Requires appropriate DM masking.

Page 18 of 29 2003-01-10, V0.9



**Preliminary DDR400 Data Sheet Addendum** 

## Truth Table 4: Current State Bank n - Command to Bank m (Different bank)

| Current State                 | CS | RAS | CAS | WE | Command                                    | Action   | Notes    |
|-------------------------------|----|-----|-----|----|--|--|----------|
| Any                           | Н  | Х   | Х   | Х  | Deselect                                   | NOP/continue previous operation  | 1-6      |
| L H                           |    | Н   | Н   | Н  | No Operation                               | NOP/continue previous operation  | 1-6      |
| Idle                          | Х  | Х   | Х   | Х  | Any Command Otherwise<br>Allowed to Bank m |  | 1-6      |
|                               | L  | L   | Н   | Н  | Active                                     | Select and activate row  | 1-6      |
| Row Activating,<br>Active, or | L  | Н   | L   | Н  | Read                                       | Select column and start Read burst   | 1-7      |
| Precharging                   | L  | Н   | L   | L  | Write                                      | Select column and start Write burst  | 1-7      |
|                               | L  | L   | Н   | L  | Precharge                                  |  | 1-6      |
| Read                          | L  | L   | Н   | Н  | Active                                     | Select and activate row  | 1-6      |
| (Auto Precharge               | L  | Н   | L   | Н  | Read                                       | Select column and start new Read burst   | 1-7      |
| Disabled)                     | L  | L   | Н   | L  | Precharge                                  |  | 1-6      |
|                               | L  | L   | Н   | Н  | Active                                     | Select and activate row  | 1-6      |
| Write<br>(Auto Precharge      | L  | Н   | L   | Н  | Read                                       | Select column and start Read burst   | 1-8      |
| Disabled)                     | L  | Н   | L   | L  | Write                                      | Select column and start new Write burst  | 1-7      |
|                               | L  | L   | Н   | L  | Precharge                                  |  | 1-6      |
|                               | L  | L   | Н   | Н  | Active                                     | Select and activate row  | 1-6      |
| Read (With                    | L  | Н   | L   | Н  | Read                                       | Select column and start new Read burst   | 1-7,10   |
| Auto Precharge)               | L  | Н   | L   | L  | Write                                      | Select column and start Write burst  | 1-7,9,10 |
|                               | L  | L   | Н   | L  | Precharge                                  |  | 1-6      |
|                               | L  | L   | Н   | Н  | Active                                     | Select and activate row  | 1-6      |
| Write (With                   | L  | Н   | L   | Н  | Read                                       | Select column and start Read burst   | 1-7,10   |
| Auto Precharge)               | L  | Н   | L   | L  | Write                                      | Select column and start new Write burst  | 1-7,10   |
|                               | L  | L   | Н   | L  | Precharge                                  |  | 1-6      |
|                               |    |     |     |    |  | I and the second | 1        |

- 1. This table applies when CKE n-1 was HIGH and CKE n is HIGH (see Truth Table 2: Clock Enable (CKE) and after t<sub>XSNR /</sub> t<sub>XSRD</sub> has been met (if the previous state was self refresh).
- 2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, and t<sub>RP</sub> has been met.

Row Active: A row in the bank has been activated, and t<sub>RCD</sub> has been met. No data bursts/accesses and no register

accesses are in progress.

Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Read with Auto Precharge Enabled: See note 10. Write with Auto Precharge Enabled: See note 10.

- 4. AUTO REFRESH and Mode Register Set commands may only be issued when all banks are idle.
- 5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. All states and sequences not shown are illegal or reserved.
- 7. Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 8. Requires appropriate DM masking.
- 9. A Write command may be applied after the completion of data output.

#### 10. Concurrent Auto Precharge:

This device supports "Concurrent Auto Precharge". When a read with auto precharge or a write with auto precharge is enabled any command may follow to the other banks as long as that command does not interrupt the read or write data transfer and all other limitations apply (e.g. contention between READ data and WRITE data must be avoided). The mimimum delay from a read or write command with auto precharge enable, to a command to a different banks is summarized in table 5.

2003-01-10, V0.9 Page 19 of 29



**Preliminary DDR400 Data Sheet Addendum** 

# **Truth Table 5: Concurrent Auto Precharge**


| From Command | To Command<br>(different bank) | Minimum Delay with Con-<br>current Auto Precharge<br>Support | Units |
|--------------|--------------------------------|--|-------|
|              | Read or Read w/AP              | 1 + (BL/2) + tWTR  | tCK   |
| WRITE w/AP   | Write ot Write w/AP            | BL/2   | tCK   |
|              | Precharge or Activate          | 1  | tCK   |
|              | Read or Read w/AP              | BL/2   | tCK   |
| Read w/AP    | Write or Write w/AP            | CL (rounded up)+ BL/2  | tCK   |
|              | Precharge or Activate          | 1  | tCK   |

Page 20 of 29 2003-01-10, V0.9



**Preliminary DDR400 Data Sheet Addendum** 

# **Simplified State Diagram**



2003-01-10, V0.9 Page 21 of 29



**Preliminary DDR400 Data Sheet Addendum** 

# **Operating Conditions**

# **Absolute Maximum Ratings**

| Symbol                             | Parameter  | Rating                         | Units |
|------------------------------------|--|--------------------------------|-------|
| V <sub>IN</sub> , V <sub>OUT</sub> | Voltage on I/O pins relative to V <sub>SS</sub>                | -0.5 to V <sub>DDQ</sub> + 0.5 | V     |
| V <sub>IN</sub>                    | Voltage on Inputs relative to V <sub>SS</sub>                  | -0.5 to +3.6                   | V     |
| V <sub>DD</sub>                    | Voltage on V <sub>DD</sub> supply relative to V <sub>SS</sub>  | -0.5 to +3.6                   | V     |
| $V_{DDQ}$                          | Voltage on V <sub>DDQ</sub> supply relative to V <sub>SS</sub> | -0.5 to +3.6                   | V     |
| T <sub>A</sub>                     | Operating Temperature (Ambient)                                | 0 to +70                       | °C    |
| T <sub>STG</sub>                   | Storage Temperature (Plastic)                                  | −55 to +150                    | °C    |
| P <sub>D</sub>                     | Power Dissipation  | 1.0                            | W     |
| I <sub>OUT</sub>                   | Short Circuit Output Current                                   | 50                             | mA    |

**Note:** Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **Input and Output Capacitances**

| Parameter  | Package | Symbol           | Min. | Max. | Units | Notes |
|--|---------|------------------|------|------|-------|-------|
| Input Capacitance: CK, CK                          | TSOP    | C <sub>I1</sub>  | 2.0  | 3.0  | pF    | 1     |
| Delta Input Capacitance CK, CK                     | TSOP    | C <sub>dl1</sub> | -    | 0.25 | pF    | 1     |
| Input Capacitance: All other input-only pins       | TSOP    | C <sub>I2</sub>  | 2.0  | 3.0  | pF    | 1     |
| Delta Input Capacitance: All other input-only pins | TSOP    | C <sub>dl2</sub> | -    | 0.5  | pF    | 1     |
| Input/Output Capacitance: DQ, DQS, DM              | TSOP    | C <sub>IO</sub>  | 4.0  | 5.0  | pF    | 1, 2  |
| Delta Input/Output Capacitance : DQ, DQS, DM       | TSOP    | C <sub>dIO</sub> | -    | 0.5  | pF    | 1     |

<sup>1.</sup> These values are guaranteed by design and are tested on a sample base only.  $V_{DDQ} = V_{DD} = 2.6V \pm 0.1V$ , f = 100MHz,  $T_A = 25^{\circ}C$ ,  $V_{OUT}$  (DC) =  $V_{DDQ/2}$ , VOUT (Peak to Peak) 0.2V. Unused pins are tied to ground .

Page 22 of 29 2003-01-10, V0.9

<sup>2.</sup> DM inputs are grouped with I/O pins reflecting the fact that they are matched in loading to DQ and DQS to facilitate trace matching at the board level



**Preliminary DDR400 Data Sheet Addendum** 

## **Electrical Characteristics and DC Operating Conditions**

 $(0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 70^{\circ}\text{C}; \, \text{V}_{\text{DDO}} = 2.6\text{V} \pm 0.1\text{V}, \, \text{V}_{\text{DD}} = + 2.6\text{V} \pm 0.1\text{V} \,)$ 

| Symbol               | Parameter   | Min                      | Max                      | Units | Notes |
|----------------------|---|--------------------------|--------------------------|-------|-------|
| $V_{DD}$             | Supply Voltage  | 2.50                     | 2.70                     | V     | 1, 2  |
| $V_{DDQ}$            | I/O Supply Voltage  | 2.50                     | 2.70                     | V     | 1, 2  |
| $V_{SS}$ , $V_{SSQ}$ | Supply Voltage, I/O Supply Voltage  | 0                        | 0                        | V     |       |
| $V_{REF}$            | I/O Reference Voltage   | V <sub>DDQ</sub> /2-50mV | V <sub>DDQ</sub> /2+50mV | V     | 2, 3  |
| V <sub>TT</sub>      | I/O Termination Voltage (System)  | V <sub>REF</sub> – 0.04  | V <sub>REF</sub> + 0.04  | V     | 2, 4  |
| V <sub>IH(DC)</sub>  | Input High (Logic1) Voltage   | V <sub>REF</sub> + 0.15  | V <sub>DDQ</sub> + 0.3   | V     | 2     |
| V <sub>IL(DC)</sub>  | Input Low (Logic0) Voltage  | - 0.3                    | V <sub>REF</sub> – 0.15  | V     | 2     |
| V <sub>IN(DC)</sub>  | Input Voltage Level, CK and CK Inputs   | - 0.3                    | V <sub>DDQ</sub> + 0.3   | V     | 2     |
| V <sub>ID(DC)</sub>  | Input Differential Voltage, CK and CK Inputs  | 0.36                     | V <sub>DDQ</sub> + 0.6   | V     | 2, 5  |
| VI <sub>Ratio</sub>  | VI-Matching Pullup Current to Pulldown Current  | 0.71                     | 1.4                      |       | 6     |
| I <sub>I</sub>       | Input Leakage Current. Any input $0V \le V_{IN} \le V_{DD}$ (All other pins not under test = $0V$ ) | - 2                      | 2                        | μА    | 2     |
| I <sub>OZ</sub>      | Output Leakage Current (DQs are disabled; $0V \le V_{Out} \le V_{DDQ}$                              | <b>- 5</b>               | 5                        | μА    | 2     |
| I <sub>OH</sub>      | Output High Current, Normal Strength Driver (V <sub>OUT</sub> = 1.95 V)                             | - 16.2                   |                          | mA    |       |
| I <sub>OL</sub>      | Output Low Current, Normal Strength Driver (V <sub>OUT</sub> = 0.35 V)                              | 16.2                     |                          | mA    |       |

- 1. This is the DC voltage supplied at the DRAM and is inclusive all noise up to 10MHz. The DRAM does not generate any noise that exceeds ±150mV above 10MHz and does meet full functionality with up to ±150mV above 10MHz at the DRAM that is generated by the DRAM itself. Any noise above 10MHz at the DRAM generated from any other source than the DRAM itself may not exceed the DC voltage range of 2.6V ±100 mV. The AC and DC tolerances of the data sheet are additive.
- 2. Inputs are not recognized as valid until  $V_{\text{REF}}$  stabilizes.
- 3.  $V_{REF}$  is expected to be equal to 0.5  $V_{DDQ}$  of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on  $V_{REF}$  may not exceed  $\pm$  2% of the DC value.
- 4. V<sub>TT</sub> is not applied directly to the device. V<sub>TT</sub> is a system supply for signal termination resistors, is expected to be set equal to V<sub>REF</sub> and must track variations in the DC level of V<sub>REF</sub>
- 5.  $V_{ID}$  is the magnitude of the difference between the input level on CK and the input level on  $\overline{CK}$
- 6. The ration of the pullup current to the pulldown current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltage from 0.25 to 1.0V. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation.

2003-01-10, V0.9 Page 23 of 29



**Preliminary DDR400 Data Sheet Addendum** 

# **IDD Specification and Conditions**

(0 °C  $\leq$   $T_{A}$   $\leq$  70 °C;  $V_{DDQ}$  = 2.5V  $\pm$  0.2V;  $V_{DD}$  = 2.5V  $\pm$  0.2V)

|        | Parameter/Condition   |                 | DDR200<br>-8 |      | DDR266A<br>-7 |      |      | DDR266<br>-7F |      | 333<br>6 | DDR400A/B<br>-5 |      |        | Notes |
|--------|---|-----------------|--------------|------|---------------|------|------|---------------|------|----------|-----------------|------|--------|-------|
| Symbol |   |                 | typ.         | mex. | typ.          | max. | typ. | mex.          | typ. | max.     | typ.            | max. | - Unit | 4     |
| IDD    | ,   | x4/x8           | 70           | 90   | 75            | 100  | 83   | 110           | 85   | 110      | 90              | 115  | mA     | 4.0   |
| IDD0   | DQ DM and DQS inputs changing once per dock cycle; abtress<br>and control inputs changing once every two dock cycles  | x16             | 72           | 95   | 77            | 105  | 86   | 115           | 88   | 115      | 100             | 120  | mA     | 1,2   |
| IDD1   | Operating Ourrent: one bank; active/read/precharge;   | x4/x8           | 80           | 100  | 90            | 110  | 98   | 120           | 100  | 120      | 105             | 125  | mA     | 1,2   |
|        | burst length 4;<br>Refer to the fallowing pege for detailed test conditions.  | x16             | 83           | 105  | 94            | 115  | 102  | 125           | 104  | 125      | 115             | 135  | mΑ     | 1, 2  |
| IDD2P  | Precharge Power-Down Standby Ourrent: all banks idle; power-down mode;<br>CKE ← VILMAX  |                 | 5            | 7    | 6             | 8    | 6    | 8             | 6    | 9        | 6               | 9    | mΑ     | 1,2   |
| IDD2F  | Precharge Roating Standby Current: /CS>= VHHMN, all banks ide;  CXE>= VHHMN, address and other control inputs changing once per dock cycle, VIN = VREF for DQ, DQS and DM |                 | 30           | 35   | 35            | 40   | 35   | 40            | 45   | 55       | 46              | 56   | mΑ     | 1,2   |
| IDD2Q  | Precharge Quiet Standby Qurrent: /CS>=VIHMN, all banks ide; Q CKE>=VIHMN, actriess and other control inputs stable at >= VIHMN or <= VILMAX, VIN=VREF for DQ, DQS and DM  |                 | 18           | 22   | 20            | 25   | 20   | 25            | 25   | 28       | 24              | 34   | mΑ     | 1,2   |
| IDD3P  | Active Power-Down Standby Current: one bank active; power-down mode;  CKE <= VILMAX; VIN=VREF for DQ, DQS and DM  |                 | 13           | 16   | 15            | 18   | 15   | 18            | 18   | 21       | 17              | 24   | mΑ     | 1,2   |
| IDD3N  | CKE >= VIHIMIN, tHC=tRASIMAX; LQ, LM, and LQSImputs  chancing twice per clock cycle; address and control inputs chancing  | x4/x8           | 40           | 45   | 50            | 55   | 50   | 55            | 60   | 65       | 57              | 69   | mA     | 1,2   |
|        |   | x16             | 42           | 50   | 52            | 60   | 52   | 60            | ස    | 70       | 60              | 74   | mA     | 1, 2  |
| IDD4R  | Operating Current: one bank active; BL2 reads; continuous burst; address and control inputs changing once per clock cycle; 50% of   | x4/x8           | 79           | 95   | 95            | 115  | 95   | 115           | 110  | 140      | 115             | 145  | mA     | 1,2   |
|        | datacutputs changing on every dock edge; CL2 for DDR200 and<br>DDR266(A), CL3 for DDR333 and DDR400; ICUT=0mA   | x16             | 89           | 110  | 107           | 130  | 107  | 130           | 124  | 160      | 140             | 175  | mA     | ,     |
| IDD4W  | Operating Current: one bank active; Burst = 2, writes; continuous burst; actress and control inputs changing once per clock cycle;  | x4/x8           | 85           | 105  | 105           | 125  | 105  | 125           | 125  | 145      | 125             | 150  | mA     | 1,2   |
|        | 50% d data outputs changing on every dock edge; CL2 for DDR200 and DDR266(A), CL3 for DDR333 and DDR400 x16   |                 | 96           | 120  | 119           | 140  | 119  | 140           | 141  | 165      | 150             | 180  | mA     |       |
| IDD5   | Auto-Refresh Current: tRC=tRFCMIN, distributed refresh  |                 | 126          | 170  | 135           | 180  | 135  | 180           | 144  | 190      | 155             | 195  | mΑ     | 1,2   |
| IDDC   | Solf Defends O worst O/F . O/I to stored deal can   | standardversion | 1.5          | 25   | 1.5           | 25   | 1.5  | 25            | 1.5  | 25       | 1.6             | 26   | mA     | 400   |
| IDD6   | Self-Refresh Current: CKE ← 0.2V; external clock on lowpower \  |                 | 1.20         | 1.25 | 1.20          | 1.25 | 1.20 | 1.25          | 1.20 | 1.25     | 1.25            | 1.30 | mA     | 1,2,3 |
|        | Operating Current: four benk, four benk interleaving with burst length 4;   | x4/x8           | 150          | 210  | 171           | 225  | 171  | 225           | 208  | 270      | 240             | 280  | mΑ     | 12    |
| IDD7   | Refer to the following page for detailed test conditions.   | x16             | 158          | 220  | 180           | 235  | 180  | 235           | 218  | 285      | 260             | 310  | ША     | 1,2   |

<sup>1.</sup> IDD specifications are tested after the device is properly initialized and measured

Page 24 of 29 2003-01-10, V0.9

at 100 MHz for DDR200, 133 MHz for DDR266(A) and 166 MHz for DDR333  $\,$ 

<sup>2</sup> Input slewrate=11/ns.

<sup>3</sup> Enables an chip refresh and address counters

 $<sup>4.</sup> Test condition for typical values: VDD=25V, Ta=25^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test limit at VDD=27V, Ta=10^{\circ}C, test condition for maximum values: test condition for maximu$ 



**Preliminary DDR400 Data Sheet Addendum** 

#### Detailed test conditions for DDR SDRAM IDD1 and IDD7

#### IDD1 : Operating current : One bank operation

- 1. Only one bank is accessed with  $t_{RC(min)}$ , Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle.  $l_{out} = 0 \text{ mA}$
- 2. Timing patterns
  - DDR200 (100Mhz, CL=2): tCK = 10 ns, CL=2, BL=4, tRCD = 2 \* tCK, tRAS = 5 \* tCK Setup: A0 N R0 N N P0 N

Read: A0 N R0 N N P0 N - repeat the same timing with random address changing 50% of data changing at every burst

- **DDR266A** (133Mhz, CL=2): tCK = 7.5 ns, CL=2, BL=4, tRCD = 3 \* tCK, tRC = 9 \* tCK, tRAS = 5 \* tCK Setup: A0 N N R0 N P0 N N N

Read : A0 N N R0 N P0 N NN - repeat the same timing with random address changing 50% of data changing at every burst

- *DDR333* (166Mhz, CL=2.5): tCK = 6 ns, CL=2.5, BL=4, tRCD = 3 \* tCK, tRC = 9 \* tCK, tRAS = 5 \* tCK Setup: A0 N N R0 N P0 N N N

Read: A0 N N R0 N P0 N N N - repeat the same timing with random address changing 50% of data changing at every burst

3.Legend: A=Activate, R=Read, W=Write, P=Precharge, N=NOP

#### IDD7: Operating current: Four bank operation

- Four banks are being interleaved with t<sub>RC(min)</sub>, Burst Mode, Address and Control inputs on NOP edge are not changing. I<sub>out</sub> = 0 mA
- 2. Timing patterns
  - **DDR200** (100Mhz, CL=2): tCK = 10 ns, CL=2, BL=4, tRRD = 2 \* tCK, tRCD= 3 \* tCK, Read with autoprecharge Setup: A0 N A1 R0 A2 R1 A3 R2

Read: A0 R3 A1 R0 A2 R1 A3 R2- repeat the same timing with random address changing 50% of data changing at every burst

- DDR266A (133Mhz, CL=2): tCK = 7.5 ns, CL=2, BL=4, tRRD = 2 \* tCK, tRCD = 3 \* tCK
 Setup: A0 N A1 R0 A2 R1 A3 R2 N R3

Read : A0 N A1 R0 A2 R1 A3 R2 N R3 - repeat the same timing with random address changing 50% of data changing at every burst

- **DDR333** (166Mhz, CL=2.5) : tCK = 6 ns, CL=2.5, BL=4, tRRD = 2 \* tCK, tRCD = 3 \* tCK Setup: A0 N A1 R0 A2 R1 A3 R2 N R3

Read : A0 N A1 R0 A2 R1 A3 R2 N R3 - repeat the same timing with random address changing 50% of data changing at every burst

3.Legend : A=Activate, R=Read, W=Write, P=Precharge, N=NOP

2003-01-10, V0.9 Page 25 of 29




**Preliminary DDR400 Data Sheet Addendum** 

#### **AC Characteristics**

(Notes 1-6 apply to the following Tables: Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, I<sub>DD</sub> Specifications and Conditions, and Electrical Characteristics and AC Timing.)

- 1. All voltages referenced to V<sub>SS</sub>.
- 2. Tests for AC timing, I<sub>DD</sub>, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. The figure below represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).
- 4. AC timing and I<sub>DD</sub> tests may use a V<sub>IL</sub> to V<sub>IH</sub> swing of up to 1.5V in the test environment, but input timing is still referenced to V<sub>REF</sub> (or to the crossing point for CK, CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between V<sub>IL(AC)</sub> and V<sub>IH(AC)</sub>.
- 5. The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level)
- 6. For System Characteristics like Setup & Holdtime Derating for Slew Rate, I/O Delta Rise/Fall Derating, DDR SDRAM Slew Rate Standards, Overshoot & Undershoot specification and Clamp V-I characteristics see the latest JEDEC specification for DDR components

#### **AC Output Load Circuit Diagram / Timing Reference Load**



## **AC Operating Conditions**)

 $(0 \text{ °C} \le TA \le 70 \text{ °C}; VDDQ = 2.6V \pm 0.1V; VDD = 2.6V \pm 0.1V)$ 

| Symbol              | Parameter/Condition                                   | Min                        | Max                        | Unit | Notes   |
|---------------------|---|----------------------------|----------------------------|------|---------|
| V <sub>IH(AC)</sub> | Input High (Logic 1) Voltage, DQ, DQS, and DM Signals | V <sub>REF</sub> + 0.31    |                            | V    | 1, 2    |
| V <sub>IL(AC)</sub> | Input Low (Logic 0) Voltage, DQ, DQS, and DM Signals  |                            | V <sub>REF</sub> – 0.31    | V    | 1, 2    |
| V <sub>ID(AC)</sub> | Input Differential Voltage, CK and CK Inputs          | 0.7                        | V <sub>DDQ</sub> + 0.6     | V    | 1, 2, 3 |
| V <sub>IX(AC)</sub> | Input Closing Point Voltage, CK and CK Inputs         | 0.5*V <sub>DDQ</sub> - 0.2 | 0.5*V <sub>DDQ</sub> + 0.2 | V    | 1, 2, 4 |

- 1. Input slew rate = 1V/ns.
- 2. Inputs are not recognized as valid until  $V_{\mbox{\scriptsize REF}}$  stabilizes.
- 3. V<sub>ID</sub> is the magnitude of the difference between the input level on CK and the input level on  $\overline{\text{CK}}$ .
- 4. The value of  $V_{IX}$  is expected to equal  $0.5^*V_{DDQ}$  of the transmitting device and must track variations in the DC level of the same.

Page 26 of 29 2003-01-10, V0.9



**Preliminary DDR400 Data Sheet Addendum** 

# **Electrical Characteristics & AC Timing - Absolute Specifications**

(0 °C ≤  $T_A$  ≤ 70 °C;  $V_{DDQ}$  = 2.6V  $\pm$  0.1V;  $V_{DD}$  = 2.6V  $\pm$  0.1V) (Part 1 of 2)

| Symbol              | Parameter  |                              | DDR-5               |                                   | DDR400B<br>-5                     |                                   | Unit            | Notes   |
|---------------------|--|------------------------------|---------------------|-----------------------------------|-----------------------------------|-----------------------------------|-----------------|---------|
| <b>-</b>            |  |                              | Min.                | Max.                              | Min.                              | Max.                              | 01111           | 140103  |
| t <sub>AC</sub>     | DQ output access time from CK/0                    | <u>CK</u>                    | -0.5                | +0.5                              | -0.5                              | +0.5                              | ns              | 1-4     |
| t <sub>DQSCK</sub>  | DQS output access time from CK/CK                  |                              | -0.55               | +0.55                             | -0.55                             | +0.55                             | ns              | 1-4     |
| t <sub>CH</sub>     | CK high-level width                                |                              | 0.45                | 0.55                              | 0.45                              | 0.55                              | t <sub>CK</sub> | 1-4     |
| t <sub>CL</sub>     | CK low-level width                                 |                              | 0.45                | 0.55                              | 0.45                              | 0.55                              | t <sub>CK</sub> | 1-4     |
| t <sub>HP</sub>     | Clock Half Period                                  |                              | min (t <sub>C</sub> | <sub>:L</sub> , t <sub>CH</sub> ) | min (t <sub>C</sub>               | <sub>:L</sub> , t <sub>CH</sub> ) | ns              | 1-4     |
| t <sub>CK</sub>     |  | CL = 3.0                     | 5                   | 10                                | 5                                 | 10                                | ns              | 1-4     |
| t <sub>CK</sub>     | Clock cycle time                                   | CL = 2.5                     | 5                   | 10                                | 6                                 | 10                                | ns              | 1-4     |
| t <sub>CK</sub>     |  | CL = 2.0                     | 7.5                 | 10                                | 7.5                               | 10                                | ns              | 1-4     |
| t <sub>DH</sub>     | DQ and DM input hold time                          |                              | 0.40                |                                   | 0.40                              |                                   | ns              | 1-4     |
| t <sub>DS</sub>     | DQ and DM input setup time                         |                              | 0.40                |                                   | 0.40                              |                                   | ns              | 1-4     |
| t <sub>IPW</sub>    | Control & Addr. input pulse width                  | (each input)                 | 2.2                 |                                   | 2.2                               |                                   | ns              | 1-4,10  |
| t <sub>DIPW</sub>   | DQ and DM input pulse width (ea                    | ch input)                    | 1.75                |                                   | 1.75                              |                                   | ns              | 1-4, 10 |
| t <sub>HZ</sub>     | Data-out high-impedence time from                  |                              | +0.65               |                                   | +0.65                             | ns                                | 1-4, 5          |         |
| $t_{LZ}$            | Data-out low-impedence time from CK/CK             |                              | -0.65               | +0.65                             | -0.65                             | +0.65                             | ns              | 1-4, 5  |
| t <sub>DQSS</sub>   | Write command to 1st DQS latching transition       |                              | 0.72                | 1.28                              | 0.72                              | 1.28                              | t <sub>CK</sub> | 1-4     |
| t <sub>DQSQ</sub>   | DQS-DQ skew (DQS & associated DQ signals)          |                              |                     | +0.4                              |                                   | +0.4                              | ns              | 1-4     |
| t <sub>QHS</sub>    | Data hold skew factor                              |                              |                     | +0.5                              |                                   | +0.5                              | ns              | 1-4     |
| t <sub>QH</sub>     | DQ output hold time from DQS                       | DQ output hold time from DQS |                     |                                   | t <sub>HP</sub> -t <sub>QHS</sub> |                                   | ns              | 1-4     |
| t <sub>DQSL,H</sub> | DQS input low (high) pulse width                   | (write cycle)                | 0.35                |                                   | 0.35                              |                                   | t <sub>CK</sub> | 1-4     |
| t <sub>DSS</sub>    | DQS falling edge to CK setup tim                   | e (write cycle)              | 0.2                 |                                   | 0.2                               |                                   | t <sub>CK</sub> | 1-4     |
| t <sub>DSH</sub>    | DQS falling edge hold time from 0                  | CK (write cycle)             | 0.2                 |                                   | 0.2                               |                                   | t <sub>CK</sub> | 1-4     |
| t <sub>MRD</sub>    | Mode register set command cycle                    | e time                       | 2                   |                                   | 2                                 |                                   | t <sub>CK</sub> | 1-4     |
| t <sub>WPRES</sub>  | Write preamble setup time                          |                              | 0                   |                                   | 0                                 |                                   | ns              | 1-4, 7  |
| t <sub>WPST</sub>   | Write postamble                                    |                              | 0.40                | 0.60                              | 0.40                              | 0.60                              | t <sub>CK</sub> | 1-4, 6  |
| t <sub>WPRE</sub>   | Write preamble                                     |                              | 0.25                |                                   | 0.25                              |                                   | t <sub>CK</sub> | 1-4     |
| t <sub>IS</sub>     | Address and control input setup time               | fast slew rate               | 0.6                 |                                   | 0.6                               |                                   | ns              | 2-4,    |
| t <sub>IH</sub>     | Address and control input hold time                | fast slew rate               | 0.6                 |                                   | 0.6                               |                                   | ns              | 10,11   |
| t <sub>RPRE</sub>   | Read preamble                                      |                              | 0.9                 | 1.1                               | 0.9                               | 1.1                               | t <sub>CK</sub> | 1-4     |
| t <sub>RPST</sub>   | Read postamble                                     |                              | 0.40                | 0.60                              | 0.40                              | 0.60                              | t <sub>CK</sub> | 1-4     |
| t <sub>RAS</sub>    | Active to Precharge command                        |                              | 40                  | 70,000                            | 40                                | 70,000                            | ns              | 1-4     |
| t <sub>RC</sub>     | Active to Active/Auto-refresh com                  | mand period                  | 55                  |                                   | 55                                |                                   | ns              | 1-4     |
| t <sub>RFC</sub>    | Auto-refresh to Active/Auto-refresh command period |                              | 65                  |                                   | 65                                |                                   | ns              | 1-4     |

2003-01-10, V0.9 Page 27 of 29



**Preliminary DDR400 Data Sheet Addendum** 

## **Electrical Characteristics & AC Timing - Absolute Specifications**

 $(0 \, {}^{\circ}\text{C} \le T_{A} \le 70 \, {}^{\circ}\text{C}; \, V_{DDQ} = 2.6 \text{V} \pm 0.1 \text{V}; \, V_{DD} = 2.6 \text{V} \pm 0.1 \text{V})$  (Part 2 of 2)

| Symbol            | Parameter   | DDR400A<br>-5A |      | DDR400B<br>-5 |      | Unit            | Notes  |
|-------------------|---|----------------|------|---------------|------|-----------------|--------|
|                   |   | Min.           | Max. | Min.          | Max. |                 |        |
| t <sub>RCD</sub>  | Active to Read or Write delay   | 15             |      | 15            |      | ns              | 1-4    |
| t <sub>RP</sub>   | Precharge command period  | 15             |      | 15            |      | ns              | 1-4    |
| t <sub>RAP</sub>  | Active to Autoprecharge delay   | 15             |      | 15            |      | ns              | 1-4    |
| t <sub>RRD</sub>  | Active bank A to Active bank B command  | 10             |      | 10            |      | ns              | 1-4    |
| t <sub>WR</sub>   | Write recovery time   | 15             |      | 15            |      | ns              | 1-4    |
| t <sub>DAL</sub>  | Auto precharge write recovery + precharge time                                    |                |      |               |      | t <sub>CK</sub> | 1-4,9  |
| t <sub>WTR</sub>  | Internal write to read command delay  | 1              |      | 1             |      | t <sub>CK</sub> | 1-4    |
| t <sub>XSNR</sub> | Exit self-refresh to non-read command   | 75             |      | 75            |      | ns              | 1-4    |
| t <sub>XSRD</sub> | Exit self-refresh to read command   | 200            |      | 200           |      | t <sub>CK</sub> | 1-4    |
| t <sub>REFI</sub> | Average Periodic Refresh Interval (8192 refresh commands per 64ms refresh period) |                | 7.8  |               | 7.8  | μS              | 1-4, 8 |

- 1. Input slew rate >= 1V/ns for DDR400
- 2. The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK, is V<sub>REF</sub> CK/CK slew rate are >= 1.0 V/ns
- 3. Inputs are not recognized as valid until  $V_{\mbox{\scriptsize REF}}$  stabilizes.
- 4. The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (Note 3) is V<sub>TT</sub>.
- t<sub>HZ</sub> and t<sub>LZ</sub> transitions occur in the same access time windows as valid data transitions. These parameters are
  not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving
  (LZ).
- 6. The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 7. The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on t<sub>DQSS</sub>.
- 8. A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.
- 9. For each of the terms, if not already an integer, round to the next highest integer. tCK is equal to the actual system clock cycle time.
- 10. These parameters guarantee device timing, but they are not necessarilty tested on each device
- 11. Fast slew rate >= 1.0 V/ns , slow slew rate >= 0.5 V/ns and < 1V/ns for command/address and CK & CK slew rate >1.0 V/ns, measured between VOH(ac) and VOL(ac)

Page 28 of 29 2003-01-10, V0.9



**Preliminary DDR400 Data Sheet Addendum** 

# Electrical Characteristics & AC Timing for DDR400 - Applicable Specifications Expressed in Clock Cycles (0 °C $\leq$ T<sub>A</sub> $\leq$ 70 °C; V<sub>DDQ</sub> = 2.6V $\pm$ 0.1V; V<sub>DD</sub> = 2.6V $\pm$ 0.1V,

| Symbol            | Parameter  | DDR4 | 100A/B |                 | Notes |
|-------------------|--|------|--------|-----------------|-------|
|                   |  | Min  | Max    | Units           |       |
| $t_{MRD}$         | Mode register set command cycle time               | 2    |        | t <sub>CK</sub> | 1-54  |
| t <sub>WPRE</sub> | Write preamble                                     | 0.25 |        | t <sub>CK</sub> | 1-5   |
| t <sub>RAS</sub>  | Active to Precharge command                        | 8    | 16000  | t <sub>CK</sub> | 1-5   |
| t <sub>RC</sub>   | Active to Active/Auto-refresh command period       | 11   |        | t <sub>CK</sub> | 1-5   |
| t <sub>RFC</sub>  | Auto-refresh to Active/Auto-refresh command period | 13   |        | t <sub>CK</sub> | 1-5   |
| t <sub>RCD</sub>  | Active to Read or Write delay                      | 3    |        | t <sub>CK</sub> | 1-5   |
| t <sub>RP</sub>   | Precharge command period                           | 3    |        | t <sub>CK</sub> | 1-5   |
| t <sub>RRD</sub>  | Active bank A to Active bank B command             | 2    |        | t <sub>CK</sub> | 1-5   |
| $t_{WR}$          | Write recovery time                                | 3    |        | t <sub>CK</sub> | 1-5   |
| t <sub>DAL</sub>  | Auto precharge write recovery + precharge time     | 5    |        | t <sub>CK</sub> | 1-5   |
| $t_{WTR}$         | Internal write to read command delay               | 1    |        | t <sub>CK</sub> | 1-5   |
| t <sub>XSNR</sub> | Exit self-refresh to non-read command              | 10   |        | t <sub>CK</sub> | 1-5   |
| t <sub>XSRD</sub> | Exit self-refresh to read command                  | 200  |        | t <sub>CK</sub> | 1-5   |

- 1. Input slew rate = 1V/ns
- 2. The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK, is V<sub>REF</sub>.
- 3. Inputs are not recognized as valid until  $\ensuremath{\text{V}_{\text{REF}}}$  stabilizes.
- 4. The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (Note 3) is V<sub>TT</sub>.
- 5. t<sub>HZ</sub> and t<sub>LZ</sub> transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).

2003-01-10, V0.9 Page 29 of 29