

NO.2118A

LA5666

Multifunction Multiple Voltage Regulator

-- Use


. Especially suited for use in micorcomputer-controlled tuners, receivers, preamps and the like

Functions and Features

- . Two independent regulators contained in a single chip (13.0V/350mA, 5.6V/100mA)
- . Reset circuit which delivers the reset signal on the positive transition, negative transition of the 5.6V output
- . Muting circuit which detects the 13.0V input and reset output to deliver the muting signal

(We have the LA5665 whose detection function for reset, muting is provided on the output voltage side.)

Maximum Ratings at Ta=25°C Input Voltage Output Current		VIN1,2 IOUT1 2	Internal	36	un:		
Allowable Power Dis		• 7	IC only	1,6	_		
Operating Temperatu		Topr		-30 to +80	_		
Storage Temperature		Tstg		-40 to +125	5 °(
Operating Conditions	at Ta=2!	5°C			un	it	
Input Voltage		V _{IN1}	I _{OUT1} =200mA	16.2 to 35	5 7	J	
		VIN2	I _{OUT2} =50mA	8.7 to 35	5 . 1	<i>I</i>	
Operating Characteris	tics at	Ta=25°c,VT	N1=20V, V _{TN2} =10	V min	typ	max	unit
Quiescent Current	I IN1	-	MI INC	1.8		3.8	mA
	-TNO			3.8	5.8	7.8	mA
Output Voltage	^γ ດ1	I _{OUT1} =200m	A	12.3	13.0	13.7	V
t control of the cont	^v o2	IOUT2=50mA		5.2	5.6	6.0	V
Line Regulation	V _{ol1}	$V_{TNO} = 19$ to	27 V		6	20	mV
	V ₀₁₂	V _{IN2} =9 to	18V		2	20	mV
Load Regulation	v_{old1}	Io=0 to 35			10	30	mV
	Vold2 Rr1	Io=0 to 10			2	20	\mathbf{mV}
Ripple Rejection		f=120Hz,Io		56	65		dΒ
	Rr2	f=120Hz,Io	=50mA	60	75		dB
		•		Continued	loù r	next p	age.
			Darkano I)imanciane			




Continued from preceding page.

Input-Output Voltage Drop Reset Detect Voltage Reset Detect Hysteresis Voltage	$\begin{array}{lll} \tt Vdr1 & \tt Io=200mA \\ \tt Vdr2 & \tt Io=50mA & \tt (Note1) \\ \vartriangle \tt V_R & \vartriangle \tt V_R=\tt V_R-\tt Vo2, \tt Io2=50mA \\ \vartriangle \tt V_H & \\ \end{array}$	min 1.65 50		max 2.5 2.5 2.2 110	unit V V V mV
Timer Compare Voltage Timer Input Bias Current	V _{C1} V _{C2}	1.0 0.06	1.2		V V
Muting Detect Voltage Muting Output Voltage Muting Detect Hysteresis Voltage	Γ_{TB} (Note2) $\triangle V_{\mathrm{M}}$ $\triangle V_{\mathrm{M}} = V_{\mathrm{M}} - V_{\mathrm{O}}$ 1, Io1=200mA V_{OMUTE} $I_{\mathrm{OMUTE}} = 5$ mA $\triangle V_{\mathrm{MH}}$	1.0 110		250 2.0 0.15 210	nA V V mV


Note 1: V_R is the voltage of V_{IN2} at the time reset is turned OFF. Note 2: V_M is the voltage of V_{IN1} at the time muting is turned OFF.

Equivalent Circuit Block Diagram, Pin Assignment, and Peripheral Circuit




(Note) The reset delay time is set by R, C.

Pin No.	Name	Description		
1	V _{TN1}	Input pin for 13.0V output line		
2	<u>V</u> İN 1 GND	Ground		
3	RESET	Reset delay tine and output pin		
4	V _{TN2} OUT2	Input pin for 5.6V output line		
5	OŪTŽ	5.6V output pin		
6	MUTE	Muting signal output pin		
7	OUT1	13.0V output pin		



Operating Waveforms



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.