NTP30N20

Power MOSFET
30 Amps, 200 Volts
N−Channel Enhancement−Mode TO−220

Features
- Source−to−Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Avalanche Energy Specified
- I_{DSS} and $R_{DS(on)}$ Specified at Elevated Temperature

Typical Applications
- PWM Motor Controls
- Power Supplies
- Converters

ON Semiconductor®

http://onsemi.com

30 AMPERES
200 VOLTS
68 mΩ @ V_{GS} = 10 V (Typ)

N−Channel

**MARKING DIAGRAM
& PIN ASSIGNMENT**

TO−220AB
CASE 221A
STYLE 5

NTP30N20
LLYWW

4
Drain

1
Gate

3
Source

2
Drain

NTP30N20 = Device Code
LL = Location Code
Y = Year
WW = Work Week

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain−to−Source Voltage	V_{DSS}	200	Vdc
Drain−to−Source Voltage (R_{GS} = 1.0 MΩ)	V_{DGR}	200	Vdc
Gate−to−Source Voltage – Continuous – Non−Repetitive ($t_p \le 10$ ms)	V_{GS} V_{GSM}	±30 ±40	Vdc
Drain Current – Continuous @ T_A 25°C – Continuous @ T_A 100°C – Pulsed (Note 1)	I_D I_D I_{DM}	30 22 90	Adc
Total Power Dissipation @ T_A = 25°C Derate above 25°C	P_D	214 1.43	W W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	−55 to +175	°C
Single Drain−to−Source Avalanche Energy – Starting T_J = 25°C (V_{DD} = 100 Vdc, V_{GS} = 10 Vdc, I_L(pk) = 20 A, L = 3.0 mH, R_G = 25 Ω)	E_{AS}	450	mJ
Thermal Resistance – Junction−to−Case – Junction−to−Ambient	$R_{\theta JC}$ $R_{\theta JA}$	0.7 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8″ from case for 10 seconds	T_L	260	°C

1. Pulse Test: Pulse Width = 10 μs, Duty Cycle = 2%.

ORDERING INFORMATION

Device	Package	Shipping
NTP30N20	TO−220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

NTP30N20

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Voltage (V_{GS} = 0 Vdc, I_D = 250 µAdc) Temperature Coefficient (Positive)		$V_{(BR)DSS}$	200 –	– 307	– –	Vdc mV/°C
Zero Gate Voltage Collector Current (V_{GS} = 0 Vdc, V_{DS} = 200 Vdc, T_J = 25°C) (V_{GS} = 0 Vdc, V_{DS} = 200 Vdc, T_J = 175°C)		I_{DSS}	 – –	 – –	 5.0 125	µAdc
Gate–Body Leakage Current (V_{GS} = ±30 Vdc, V_{DS} = 0)		I_{GSS}	–	–	±100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage V_{DS} = V_{GS}, I_D = 250 µAdc) Temperature Coefficient (Negative)		$V_{GS(th)}$	2.0 –	2.9 –8.9	4.0 –	Vdc mV/°C
Static Drain–to–Source On–State Resistance (V_{GS} = 10 Vdc, I_D = 15 Adc) (V_{GS} = 10 Vdc, I_D = 10 Adc) (V_{GS} = 10 Vdc, I_D = 15 Adc, T_J = 175°C)		$R_{DS(on)}$	 – – –	 0.068 0.067 0.200	 0.081 0.080 0.240	Ω
Drain–to–Source On–Voltage (V_{GS} = 10 Vdc, I_D = 30 Adc)		$V_{DS(on)}$	 –	 2.0	 2.5	Vdc
Forward Transconductance (V_{DS} = 15 Vdc, I_D = 15 Adc)		g_{FS}	–	20	–	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	(V_{DS} = 25 Vdc, V_{GS} = 0 Vdc, f = 1.0 MHz)	C_{iss}	–	2335	–	pF
Output Capacitance	(V_{DS} = 25 Vdc, V_{GS} = 0 Vdc, f = 1.0 MHz) (V_{DS} = 160 Vdc, V_{GS} = 0 Vdc, f = 1.0 MHz)	C_{oss}	– –	380 148	– –	
Reverse Transfer Capacitance	(V_{DS} = 25 Vdc, V_{GS} = 0 Vdc, f = 1.0 MHz)	C_{rss}	–	75	–	
SWITCHING CHARACTERISTICS (Notes 2 & 3)						
Turn–On Delay Time		$t_{d(on)}$	– –	10 12	– –	ns
Rise Time	(V_{DD} = 100 Vdc, I_D = 18 Adc, V_{GS} = 5.0 Vdc, R_G = 2.5 Ω)	t_r	– –	20 70	– –	
Turn–Off Delay Time	(V_{DD} = 160 Vdc, I_D = 30 Adc, V_{GS} = 10 Vdc, R_G = 9.1 Ω)	$t_{d(off)}$	– –	40 82	– –	
Fall Time		t_f	– –	24 88	– –	
Gate Charge	(V_{DS} = 160 Vdc, I_D = 30 Adc, V_{GS} = 10 Vdc)	Q_{tot}	– –	75 48	100 –	nC
	(V_{DS} = 160 Vdc, I_D = 18 Adc, V_{GS} = 5.0 Vdc)	Q_{gs}	– –	20 16	– –	
		Q_{gd}	–	32	–	
BODY–DRAIN DIODE RATINGS (Note 2)						
Forward On–Voltage	(I_S = 30 Adc, V_{GS} = 0 Vdc) (I_S = 30 Adc, V_{GS} = 0 Vdc, T_J = 150°C)	V_{SD}	– –	0.91 0.80	1.1 –	Vdc
Reverse Recovery Time	(I_S = 30 Adc, V_{GS} = 0 Vdc, dI_S/dt = 100 A/µs)	t_{rr}	–	230	–	ns
		t_a	–	140	–	
		t_b	–	85	–	
Reverse Recovery Stored Charge		Q_{RR}	–	1.85	–	µC

2. Indicates Pulse Test: P. W. = 300 µs max, Duty Cycle = 2%.
3. Switching characteristics are independent of operating junction temperature.

Figure 1. On−Region Characteristics


Figure 2. Transfer Characteristics

**Figure 3. On−Resistance versus Drain Current
and Temperature**


**Figure 4. On−Resistance versus Drain Current
and Gate Voltage**

**Figure 5. On−Resistance Variation with
Temperature**

**Figure 6. Drain−to−Source Leakage Current
versus Voltage**

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

$t_f = Q_2 \times R_G/V_{GSP}$

where

V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$t_{d(on)} = R_G C_{iss} \ln [V_{GG}/(V_{GG} - V_{GSP})]$

$t_{d(off)} = R_G C_{iss} \ln (V_{GG}/V_{GSP})$

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.

Figure 7. Capacitance Variation

**Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge**


Figure 9. Resistive Switching Time Variation versus Gate Resistance

## DRAIN–TO–SOURCE DIODE CHARACTERISTICS

Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μs. In addition the total power averaged over a complete switching cycle must not exceed $(T_{J(MAX)} – T_C)/(R_{\theta JC})$.

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA

**Figure 11. Maximum Rated Forward Biased Safe Operating Area**

V_{GS} = 20 V
SINGLE PULSE
T_C = 25°C

I_D, DRAIN CURRENT (AMPS)

V_{DS}, DRAIN−TO−SOURCE VOLTAGE (VOLTS)

10 μs
100 μs
1 ms
10 ms
dc

$R_{DS(on)}$ LIMIT
THERMAL LIMIT
PACKAGE LIMIT

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

E_{AS}, SINGLE PULSE DRAIN−TO−SOURCE AVALANCHE ENERGY (mJ)

I_D = 30 A

T_J, STARTING JUNCTION TEMPERATURE (°C)

r(t), EFFECTIVE TRANSIENT THERMAL RESISTANCE (NORMALIZED)

D = 0.5
0.2
0.1
0.05
0.02
0.01
SINGLE PULSE

$P_{(pk)}$
t_1
t_2

$R_{\theta JC}(t) = r(t) R_{\theta JC}$
D CURVES APPLY FOR POWER
PULSE TRAIN SHOWN
READ TIME AT t_1
$T_{J(pk)} - T_C = P_{(pk)} R_{\theta JC}(t)$

DUTY CYCLE, D = t_1/t_2

t, TIME (μs)

Figure 13. Thermal Response

I_S
di/dt
t_{rr}
t_a
t_b
TIME
t_p
0.25 I_S
I_S

Figure 14. Diode Reverse Recovery Waveform

NTP30N20

PACKAGE DIMENSIONS

TO−220 THREE−LEAD
TO−220AB
CASE 221A−09
ISSUE AA

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.570	0.620	14.48	15.75
B	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
H	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045	---	1.15	---
Z	---	0.080	---	2.04

STYLE 5:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN