Am25LS2520

Am25LS2520

Octal D-Type Flip-Flop with Clear, Clock Enable and Three-State Control

DISTINCTIVE CHARACTERISTICS

- Buffered common clock enable input
- Buffered common asynchronous clear input
- Three-state outputs

- 8-bit, high-speed parallel register with positive edgetriggered, D-type flip-flops
- Am25LS Family offers improved sink current, source current and noise margin

GENERAL DESCRIPTION

The Am25LS2520 is an 8-bit register built using advanced Low-Power Schottky technology. The register consists of eight D-type flip-flops with a buffered common clock, a buffered common clock enable, a buffered asynchronous clear input, and three-state outputs.

When the clear input is LOW, the internal flip-flops of the register are reset to logic 0 (LOW), independent of all other inputs. When the clear input is HIGH, the register operates in the normal fashion.


When the three-state output enable (\overline{OE}) input is LOW, the Y outputs are enabled and appear as normal TTL outputs.

When the output enable (\overline{OE}) input is HIGH, the Y outputs are in the high impedance (three-state) condition. This does not affect the internal state of the flip-flop Q output.

The clock enable input (\overline{E}) is used to selectively load data into the register. When the \overline{E} input is HIGH, the register will retain its current data. When the \overline{E} is LOW, new data is entered into the register on the LOW-to-HIGH transition of the clock input.

This device is packaged in a space-saving (0.4-inch row spacing) 22-pin package and in a 24-pin flatpack.

BLOCK DIAGRAM



RELATED PRODUCTS

Part No.	Description
Am25S18	Quad D Register
Am2920	Octal D-Type Flip-flop
Am2954/5	Octal D Registers

03698B

CONNECTION DIAGRAM Top View






D-22, P-22









Note: Pin 1 is marked for orientation *Reserved - do not use.

LOGIC SYMBOL




METALLIZATION AND PAD LAYOUT



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Cor	nbinations
Am25LS2520	PC DC, DM FM — LC, LM XC, XM

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION

Pin No.	Name	1/0	Description
	Di		The D flip-flop data inputs.
1	CLR	ĺ	When the clear input is LOW, the Q _i outputs are LOW, regardless of the other inputs. When the clear input is HIGH, data can be entered into the register.
11	CP	+	Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition.
	Yi	10	The register three-state outputs.
21	Ē	1	Clock Enable. When the clock enable is LOW, data on the D _i input is transferred to the Q _i output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the Q _i outputs do not change state, regardless of the data or clock input transitions.
20	ŌĒ	1	Output Control. When the $\overline{\text{OE}}$ input is HIGH, the Y _i outputs are in the high impedance state. When the $\overline{\text{OE}}$ input is LOW, the TRUE register data is present at the Y _i outputs.

FUNCTION TABLE


		lı	npute	3		Internal	Outputs
Function	ŌĒ	CLR	Ē	Dį	СР	Qį	Yi
Hi-Z	Н	X	Х	Х	×	Х	Z
Clear	H	L	X	X	X	L L	Z L
Hold	H	Н	H	X	X	NC NC	Z NC
Load	HHLL	H H H	L	LHLH	† † †	H L H	Z Z L H

t = LOW-to-HIGH Transition X = Don't Care Z = High-Impedance

H = HIGH L = LOW NC = No change

APPLICATIONS 16 BIT DATA BUS Am25L\$2520 Am251 52520 INSTRUCTION REGISTER - ОТНЕЯ Am27LS11 Am27LS11 Am27LS11 MICROPROCESSOR SEQUENCER Am2909 X12 MICROPROGRAM MEMORY PROM ARRAY Am25LS2520 Am25L\$2520 Am25L\$2520 Am25LS2520 Am25LS2520 Am25L\$2520 Am25LS2520 56 BIT PIPELINE REGISTER AF000670

A typical Computer Control Unit for a microprogrammed machine.



The Am25LS2520 is a useful device in interfacing with the Am9080A system buses.

ABSOLUTE MAXIMUM RATINGS

C
C
V
ax
V
١A
ıΑ

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits	over which the function-
ality of the device is quaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)			Min	Typ (Note 1)	Max	Units
		MIL, IOH = -1.0mA		≖ – 1.0mA	2.4	3.4		Volts
VOH	Output HIGH Voltage	V _{CC} = MiN V _{IN} = V _{IH} or V _{IL}	COM'L, IC	H = -2.6mA	2.4	3.4		VUILS
		V _{CC} = MIN	I _{OL} = 4.0	mA			0.4	Volts
VOL	Output LOW Voltage	V _{IN} = V _{IH} or V _{IL} I _{OL} = 8.0mA		mA .			0.45	VOITS
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs			2.0			Volts
	+	Commented input I	onical LOW	MIL			0.7	
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs.		COM'L			0.8	Volts
Vı	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA					-1.5	Volts
lie_	Input LOW Current	V _{CC} = MAX, V _{IN} =	0.4V				-0.36	mA
JiH	Input HIGH Current	V _{CC} = MAX, V _{IN} =	2.7V				20	μA
	Input HIGH Current	V _{CC} = MAX, V _{IN} =	7.0V				0.1	mA
	+ '		V _O = 0.4	v			- 20	μА
Ю	Off-State (High-Impedance) Output Current	V _{CC} = MAX	$V_{O} = 2.4$	V			20	μ.
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX		-15		-85	mA	
lcc	Power Supply Current (Note 4)	V _{CC} = MAX				24	37	mA

- 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
 2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
 4. All outputs open, E = GND, Di inputs = CLR = OE = 4.5V. Apply momentary ground, then 4.5V to clock input.

SWITCHING CHARACTERISTICS ($T_A = +25$ °C, $V_{CC} = 5.0$ V)

Parameters	Description		Test Conditions	Min	Тур	Max	Units
tPLH					18	27	
t _{PHL}	Clock to Yi (OE	LOW)			24 22 3	36 35	ns
t _{PHL}	Clear to Y		1				ns
t _s	Data (D _i)		i r	10			
ih	Data (D _i)		1 -	10	3		ns
t _s Enable (E)	1	Active		15	10		ns
	Enable (E)	Inactive	C _L = 15pF	20	12		
t _h	Enable (E) Clear Recovery (In-Active) to Clock		R _L = 2.0kΩ	0	0		ns
t _s			1 -	11	7		ns
		HIGH	1	20	14		
t _w	Clock	LOW	1	25	13		ns
tpw	Clear			20	13		ns
tzH					9	13	
tzL	OE to Yi		· [14	21	ns
tHZ	OE to Yi		C _L = 5.0pF		20	30	
tLZ			$R_L = 2.0k\Omega$		24	36	ns
fmax	Maximum Clock	Frequency (Note 1)			40		MHz


Note 1. Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

Parameters				COMM	ERCIAL	MILI	TARY	
				Am25LS2520		Am25LS2520		7
	Des	scription	Test Conditions	Min	Max	Min	Max	Units
t _{PLH}	Clock to Y; (OE LOW)				33		39	
†PHL					45		54	ns ns
t _{PHL}			7 [43		51	
ts	Data (D _i)			12		15		ns
th	Data (D _i)		7	12		15		ns
	Enable (Ē)	Active	C _L = 50pF R _L = 2.0kΩ	17		20		ns
ts		Inactive		20		23		
th	Enable (E)			0		0		ns
ts	Clear Recover	y (In-Active) to		13		15		ns
		HIGH	-	25		30		
tpw	Clock	LOW	-	30		35		ns
t _{pw}	Clear		7 -	22		25		ns
tz _H	1		7		19		25	
tzL	OE to Yi				30		39	ns
tHZ	ŌĒ to Yi		C _L = 5.0pF		35		40	」
tLZ			R _L = 2.0kΩ		39		42	ns
f _{max}	Maximum Clock Frequency (Note 1)			25		20		MHz

^{*}AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

Am25LS2520 LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.