PRELIMINARY DATA SHEET

gm2115/25

Analog Interface XGA/SXGA OnPanel LCD Panel Controller

*** Genesis Microchip Confidential ***

C2115-DAT-01B

June 2002

Revision History

Document	Description	Date
C2115-DAT-01A	Initial release.	August 2001
D2115-DAT-01B	• Pins 143 ~ 146: changed xxx_SDDS or xxxx_SDDS to xxx_DDDS or xxxx_DDDS respectively • Pins 138 ~ 141: changed xxx_DDDS or xxxx_DDDS to xxx_SDDS or xxxx_SDDS respectively • Pins 147 ~ 148: changed xxx_DPLL to xxx_RPLL	June 2002

Trademarks: RealColor and Real Recovery are trademarks of Genesis Microchip Inc.

Table Of Contents

List Of Tables

List Of Figures

1. OVERVIEW

The gm2115/25 is a graphics processing IC for Liquid Crystal Display (LCD) monitors at XGA/SXGA resolution. The gm2115/25 are pin compatible and firmware compatible to gm5115/25 and gm3115/25. It provides all key IC functions required for image capture, processing and timing control for direct interface to the row and column drivers of the LCD panel. On-chip functions include a high-speed triple-ADC and PLL, a high quality zoom and shrink scaling engine, an on-screen display (OSD) controller, an on-chip microcontroller (OCM), and a programmable panel timing controller (TCON). With all these functions integrated onto a single device, the gm2115/25 eliminates the need for a separate LCD monitor controller printed circuit board (PCB) from the system along with the associated connectors and cables. Therefore, the gm2115/25 simplifies the design and reduces the cost of LCD monitors while maintaining a high-degree of flexibility and quality.

1.1 gm2115/25 System Design Example

Figure 1 below shows a typical dual interface LCD monitor system based on the gm2115/25. Designs based on the gm2115/25 have reduced system cost, simplified hardware and firmware design and increased reliability because only a minimal number of components are required in the system.

Figure 1.   gm2115/25 System Design Example

1.2 gm2115/25 Features

FEATURES

- Zoom (from VGA) and shrink (from UXGA) scaling
- Integrated 8-bit triple-channel ADC / PLL
- On-chip programmable OnPanel timing controller
- Embedded microcontroller with parallel ROM interface
- On-chip versatile OSD engine
- All system clocks synthesized from a single external crystal
- Programmable gamma correction (CLUT)
- RealColor™ controls provide sRGB compliance
- PWM back light intensity control
- 5 Volt tolerant inputs
- Low EMI and power saving features

High-Quality Advanced Scaling

- Fully programmable zoom ratios
- High-quality shrink capability from UXGA resolution
- Real Recovery™ function provides full color recovery image for refresh rates higher than those supported by the LCD panel
- Moire cancellation

Analog RGB Input Port

- Supports up to 162.5MHz (SXGA 75Hz / UXGA 60Hz)
- On-chip high-performance PLLs (only a single reference crystal required)

Auto-Configuration / Auto-Detection

- Input format detection
- Phase and image positioning

RealColor Technology

- Digital brightness and contrast controls
- TV color controls including hue and saturation controls
- Flesh-tone adjustment
- Full color matrix allows end-users to experience the same colors as viewed on CRTs and other displays (e.g. sRGB compliance)

On-chip OSD Controller

- On-chip RAM for downloadable menus
- 1, 2 and 4-bit per pixel character cells
- Horizontal and vertical stretch of OSD menus
- Blinking, transparency and blending

On-chip Microcontroller

- Requires no external micro-controller
- External parallel ROM interface allows firmware customization with little additional cost
- 23 general-purpose inputs/outputs (GPIOs) available for managing system devices (keypad, back-light, NVRAM, etc)
- Industry-standard firmware embedded on-chip, requires no external ROM (configuration settings stored in NVRAM)

Built-in OnPanel Timing Controller

- Eliminates the need for an external panel timing controller (TCON) device, thereby reducing system cost
- Direct connect to commercial row/column driver ICs (supports dual-bus / dual-port and dual-bus / single-port)
- Low EMI and power saving features include frame, line and in-line inversion, blanking, data staggering and slew rate control.

Programmable Output Format

- Single / double wide up to XGA/SXGA 75Hz output
- Pin swap, odd / even swap and red / blue group swap of RGB outputs for flexibility in board layout
- Support for 8 or 6-bit panels (with high-quality dithering)

- **Highly Integrated System-on-a-Chip Reduces Component Count for *Highly Cost Effective Solution***

- ***Standalone* operation requires no external ROM and no firmware development for *Fast Time to Market***

- **Pin and register compatible *OnPanel Family*:**
  - **gm5115/gm5125** Dual-Interface XGA/SXGA
  - **gm3115/gm3125** Digital-Interface XGA/SXGA
  - **gm2115/gm2125** Analog-Interface XGA/SXGA

2. GM2115/25 PINOUT

The gm2115/25 is available in a 208-pin Plastic Quad Flat Pack (PQFP) package. Figure 2 provides the pin locations for all signals.

Left side (pins 1–52):

Pin	Signal
1	GPIO17
2	RVDD
3	RVSS
4	GPIO21/IRQn
5	RESETn
6	GPIO14/DDC_SCL
7	GPIO15/DDC_SDA
8	ROM_ADDR15
9	ROM_ADDR14
10	ROM_ADDR13
11	ROM_ADDR12
12	ROM_ADDR11
13	ROM_ADDR10
14	ROM_ADDR9
15	ROM_ADDR8
16	ROM_ADDR7
17	ROM_ADDR6
18	ROM_ADDR5
19	ROM_ADDR4
20	RVDD
21	RVSS
22	ROM_ADDR3
23	ROM_ADDR2
24	ROM_ADDR1
25	ROM_ADDR0
26	CVDD_2.5
27	CVSS
28	ROM_DATA7
29	ROM_DATA6
30	ROM_DATA5
31	ROM_DATA4
32	ROM_DATA3
33	ROM_DATA2
34	ROM_DATA1
35	ROM_DATA0
36	ROM_Oen
37	RVDD
38	RVSS
39	GPIO8/IRQINn
40	GPIO0/PWM0
41	GPIO1/PWM1
42	GPIO2/PWM2
43	GPIO3/TIMER1
44	GPIO4/UART_D1
45	GPIO5/UART_D0
46	GPIO6/TCON_SHC
47	GPIO7/TCON_TDIV
48	GPIO9/TCON_ROE2
49	GPIO10/TCON_ROE3
50	GPIO11/ROM_WEn
51	GPIO12/NVRAM_SDA
52	GPIO13/NVRAM_SCL

Top side (pins 208–157):

Pin	Signal
208	GPIO18
207	GPIO19
206	GPIO20
205	GPIO16/HFSn
204	GPIO22/HCLK
203	CVDD_2.5
202	CVSS
201	CLKOUT
200	N/C
199	Reserved
198	Reserved
197	Reserved
196	Reserved
195	Reserved
194	Reserved
193	Reserved
192	Reserved
191	Reserved
190	Reserved
189	Reserved
188	Reserved
187	Reserved
186	Reserved
185	Reserved
184	Reserved
183	Reserved
182	Reserved
181	Reserved
180	Reserved
179	Reserved
178	Reserved
177	Reserved
176	Reserved
175	Reserved
174	Reserved
173	Reserved
172	AVDD_RED
171	RED+
170	RED-
169	AGND_RED
168	AVDD_GREEN
167	GREEN+
166	GREEN-
165	AGND_GREEN
164	AVDD_BLUE
163	BLUE+
162	BLUE-
161	AGND_BLUE
160	AVDD_ADC
159	ADC_TEST
158	AGND_ADC
157	SGND_ADC

Right side (pins 156–105):

Pin	Signal
156	GND1_ADC
155	VDD1_ADC_2.5
154	GND2_ADC
153	VDD2_ADC_2.5
152	TCLK
151	XTAL
150	AVDD_RPLL
149	AVSS_RPLL
148	VDD_RPLL
147	VSS_RPLL
146	AVDD_DDDS
145	AVSS_DDDS
144	VDD_DDDS
143	VSS_DDDS
142	N/C
141	AVDD_SDDS
140	AVSS_SDDS
139	VDD_SDDS
138	VSS_SDDS
137	HSYNC
136	VSYNC
135	CVSS
134	CVDD_2.5
133	CVSS
132	Reserved
131	Reserved
130	RVSS
129	RVDD
128	TCON_ROE
127	TCON_RCLK
126	TCON_RSP3
125	TCON_RSP2
124	TCON_EINV
123	TCON_EPOL
122	TCON_ESP
121	TCON_OINV
120	TCON_OPOL
119	TCON_OSP
118	DCLK/TCON_OCLK
117	DVS/TCON_FSYNC
116	DHS/TCON_LP
115	DEN/TCON_ECLK
114	PBIAS
113	PPWR
112	RVSS
111	RVDD
110	PD47/OB7
109	PD46/OB6
108	PD45/OB5
107	PD44/OB4
106	PD43/OB3
105	PD42/OB2

Bottom side (pins 53–104):

Pin	Signal
53	RVDD
54	RVSS
55	PD0/ER0
56	PD1/ER1
57	PD2/ER2
58	PD3/ER3
59	PD4/ER4
60	PD5/ER5
61	PD6/ER6
62	PD7/ER7
63	PD8/EG0
64	PD9/EG1
65	PD10/EG2
66	PD11/EG3
67	RVDD
68	RVSS
69	PD12/EG4
70	PD13/EG5
71	PD14/EG6
72	PD15/EG7
73	PD16/EB0
74	PD17/EB1
75	PD18/EB2
76	PD19/EB3
77	PD20/EB4
78	PD21/EB5
79	PD22/EB6
80	PD23/EB7
81	RVDD
82	RVSS
83	PD24/OR0
84	PD25/OR1
85	PD26/OR2
86	PD27/OR3
87	PD28/OR4
88	CVDD_2.5
89	CVSS
90	PD29/OR5
91	PD30/OR6
92	PD31/OR7
93	PD32/OG0
94	PD33/OG1
95	PD34/OG2
96	PD35/OG3
97	RVDD
98	RVSS
99	PD36/OG4
100	PD37/OG5
101	PD38/OG6
102	PD39/OG7
103	PD40/OB0
104	PD41/OB1

(Center of diagram: gm2115/25 — GENESIS DISPLAY PERFECTION)

Figure 2.   gm2115/25 Pin Out Diagram

3. GM2115/25 PIN LIST

I/O Legend: A = Analog, **I** = Input, **O** = Output, **P =** Power, **G**= Ground

Table 1. Analog Input Port

Pin Name	No.	I/O	Description
AVDD_RED	172	AP	Analog power (3.3V) for the red channel. Must be bypassed with decoupling capacitor to AGND_RED pin on system board (as close as possible to the pin).
RED+	171	AI	Positive analog input for Red channel.
RED-	170	AI	Negative analog input for Red channel.
AGND_RED	169	AG	Analog ground for the red channel. Must be directly connected to the analog system ground plane.
AVDD_GREEN	168	AP	Analog power (3.3V) for the green channel. Must be bypassed with decoupling capacitor to AGND_GREEN pin on system board (as close as possible to the pin).
GREEN+	167	AI	Positive analog input for Green channel.
GREEN-	166	AI	Negative analog input for Green channel.
AGND_GREEN	165	AG	Analog ground for the green channel. Must be directly connected to the analog system ground plane.
AVDD_BLUE	164	AP	Analog power (3.3V) for the blue channel. Must be bypassed with decoupling capacitor to AGND_BLUE pin on system board (as close as possible to the pin).
BLUE+	163	AI	Positive analog input for Blue channel.
BLUE-	162	AI	Negative analog input for Blue channel.
AGND_BLUE	161	AG	Analog ground for the blue channel. Must be directly connected to the analog system ground plane.
AVDD_ADC	160	AP	Analog power (3.3V) for ADC analog blocks that are shared by all three channels. Includes band gap reference, master biasing and full-scale adjust. Must be bypassed with decoupling capacitor to AGND_ADC pin on system board (as close as possible to the pin).
ADC_TEST	159	AO	Analog test output for ADC Do not connect.
AGND_ADC	158	AG	Analog ground for ADC analog blocks that are shared by all three channels. Includes band gap reference, master biasing and full-scale adjust. Must be directly connected to analog system ground plane.
SGND_ADC	157	AG	Dedicated pad for substrate guard ring that protects the ADC reference system. Must be directly connected to the analog system ground plane.
GND1_ADC	156	G	Digital GND for ADC clocking circuit. Must be directly connected to the digital system ground plane
VDD1_ADC_2.5	155	P	Digital power (2.5V) for ADC encoding logic. Must be bypassed with decoupling capacitor to GND1_ADC pin on system board (as close as possible to the pin).
GND2_ADC	154	G	Digital GND for ADC clocking circuit. Must be directly connected to the digital system ground plane.
VDD2_ADC_2.5	153	P	Digital power (2.5V) for ADC encoding logic. Must be bypassed with decoupling capacitor to GND2_ADC pin on system board (as close as possible to the pin).
HSYNC	137	I	ADC input horizontal sync input. [Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
VSYNC	136	I	ADC input vertical sync input. [Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]

Table 2. RCLK PLL Pins

Pin Name	No	I/O	Description
AVDD_RPLL	150	AP	Analog power for the Reference DDS PLL. Connect to 3.3V supply. Must be bypassed with a 0.1uF capacitor to pin AVSS_RPLL (as close to the pin as possible).
AVSS_RPLL	149	AG	Analog ground for the Reference DDS PLL. Must be directly connected to the analog system ground plane.
TCLK	152	AI	Reference clock (TCLK) from the 14.3MHz crystal oscillator (see Figure 4), or from single-ended CMOS/TTL clock oscillator (see Figure 7). This is a 5V-tolerant input. See Table 13.
XTAL	151	AO	Crystal oscillator output.
VDD_RPLL	148	P	Digital power for RCLK PLL. Connect to 3.3V supply.
VSS_RPLL	147	G	Digital ground for RCLK PLL.

Table 3. System Interface and GPIO Signals

Pin Name	No	I/O	Description
RESETn	5	I	Active-low hardware reset signal. The reset signal must be held low for at least 1µS. [Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO0/PWM0	40	IO	General-purpose input/output signal or PWM0. Open drain option via register setting. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO1/PWM1	41	IO	General-purpose input/output signal or PWM1. Open drain option via register setting. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO2/PWM2	42	IO	General-purpose input/output signal or PWM2. Open drain option via register setting. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO3/TIMER1	43	IO	General-purpose input/output signal. Open drain option via register setting. This pin is also connected to Timer 1 clock input of the OCM. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO4/UART_DI	44	IO	General-purpose input/output signal. Open drain option via register setting. This pin is also connected to the OCM UART data input signal by programming an OCM register. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO5/UART_DO	45	IO	General-purpose input/output signal. Open drain option via register setting. This pin is also connected to the OCM UART data output signal by programming an OCM register. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO6/TCON_SHC	46	IO	General-purpose input/output signal. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO7/TCON_TDIV	47	IO	General-purpose input/output signal. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO8/IRQINn	39	IO	General-purpose input/output signal. This is also active-low interrupt input to OCM and is directly wired to OCM int_0n. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO9/TCON_ROE2	48	IO	General-purpose input/output signal. Open drain option via register setting. This pin can also function as TCON signal ROE2. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO10/TCON_ROE3	49	IO	General-purpose input/output signal. Open drain option via register setting. This pin can also function as TCON signal ROE3. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO11/ROM_WEn	50	IO	General-purpose input/output signal, or ROM write enable if a programmable FLASH device is used. Open drain option via register setting. [Bi-directional Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO12/NVRAM_SDA GPIO13/NVRAM_SCL	51 52	IO IO	General-purpose input/output signals, or 2-wire master serial interface to NVRAM in standalone mode. Open drain option via register setting. [Bi-directional Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO14/DDC_SCL GPIO15/DDC_SDA	6 7	IO	General-purpose input/output signals, or 2-wire master serial interface to NVRAM in standalone mode. Open drain option via register setting. [Bi-directional Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO16/HFSn	205	IO	General-purpose input/output signal when host port is disabled, or data signal for 2-wire serial host interface. [Bi-directional, Schmitt trigger (400mV typical hysteresis), slew rate limited, 5V tolerant]
GPIO17 GPIO18 GPIO19 GPIO20	1 208 207 206	IO IO IO IO	General-purpose input/output signals. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO21/IRQn	4	IO	General-purpose input/output signal when host port is disabled, or active-low and open-drain interrupt output pin. [Bi-directional, 5V-tolerant]
GPIO22/HCLK	204	IO	General-purpose input/output signal when host port is disabled, or clock for 2-wire serial host interface. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]

Table 4. Display Output Port

Pin Name	No	I/O	Description
DCLK/TCON_OCLK	118	O	Panel output clock or TCON Odd Column Driver Bus Clock. [Tri-state output, Programmable Drive]
DVS/TCON_FSYNC	117	O	Panel Vertical Sync or TCON Frame Synchronization. [Tri-state output, Programmable Drive]
DHS/TCON_LP	116	O	Panel Horizontal Sync or TCON Load Pulse. [Tri-state output, Programmable Drive]
DEN/TCON_ECLK	115	O	Panel Display Enable, which frames the output background window, or TCON Even Column Driver Bus Clock. [Tri-state output, Programmable Drive]
PBIAS	114	O	Panel Bias Control (back light enable) [Tri-state output, Programmable Drive]
PPWR	113	O	Panel Power Control [Tri-state output, Programmable Drive]
PD47	110	O	Panel or TCON output data.
PD46	109	O	[Tri-state output, Programmable Drive]
PD45	108	O	
PD44	107	O	
PD43	106	O	
PD42	105	O	
PD41	104	O	
PD40	103	O	
PD39	102	O	
PD38	101	O	
PD37	100	O	
PD36	99	O	
PD35	96	O	
PD34	95	O	
PD33	94	O	
PD32	93	O	
PD31	92	O	
PD30	91	O	
PD29	90	O	
PD28	87	O	
PD27	86	O	
PD26	85	O	
PD25	84	O	
PD24	83	O	
PD23	80	O	
PD22	79	O	
PD21	78	O	
PD20	77	O	
PD19	76	O	
PD18	75	O	
PD17	74	O	
PD16	73	O	
PD15	72	O	
PD14	71	O	
PD13	70	O	
PD12	69	O	
PD11	66	O	
PD10	65	O	
PD9	64	O	
PD8	63	O	
PD7	62	O	
PD6	61	O	
PD5	60	O	
PD4	59	O	
PD3	58	O	
PD2	57	O	
PD1	56	O	
PD0	55	O	

Table 5.   Parallel ROM Interface Port

Pin Name	No	I/O	Description
ROM_ADDR15	8	IO	ROM address output. These pins also serve as 5V-tolerant bootstrap inputs on power up.
ROM_ADDR14	9	IO	
ROM_ADDR13	10	IO	
ROM_ADDR12	11	IO	
ROM_ADDR11	12	IO	
ROM_ADDR10	13	IO	
ROM_ADDR9	14	IO	
ROM_ADDR8	15	IO	
ROM_ADDR7	16	IO	
ROM_ADDR6	17	IO	
ROM_ADDR5	18	IO	
ROM_ADDR4	19	IO	
ROM_ADDR3	22	IO	
ROM_ADDR2	23	IO	
ROM_ADDR1	24	IO	
ROM_ADDR0	25	IO	
ROM_DATA7	28	I	5V-tolerant external PROM data input
ROM_DATA6	29	I	
ROM_DATA5	30	I	
ROM_DATA4	31	I	
ROM_DATA3	32	I	
ROM_DATA2	33	I	
ROM_DATA1	34	I	
ROM_DATA0	35	I	
ROM_Oen	36	O	External PROM data Output Enable

Table 6.   TCON Output Port

Pin Name	No	I/O	Description
TCON_OSP	119	O	Odd Starting Pulse
TCON_OPOL	120	O	Odd Polarity
TCON_OINV	121	O	Odd Data Transmission Inversion
TCON_ESP	122	O	Even Starting Pulse
TCON_EPOL	123	O	Even Polarity
TCON_EINV	124	O	Even Data Transmission Inversion
TCON_RSP2	125	O	Row Starting Pulse for 2-Voltage Row Driver
TCON_RSP3	126	O	Row Starting Pulse for 3-Voltage Row Driver
TCON_RCLK	127	O	Row Shift Clock
TCON_ROE	128	O	Row Output Enable

Table 7.   Reserved Pins

Pin Name	No	I/O	Description
Reserved	131	I	Tie to GND.
Reserved	132	I	Tie to GND.
N/C	142	O	No connect.
Reserved	173	N/C	No connect.
Reserved	174	N/C	No connect.
Reserved	175	N/C	No connect.
Reserved	176	N/C	No connect.
Reserved	177	N/C	No connect.
Reserved	178	N/C	No connect.
Reserved	179	N/C	No connect.
Reserved	180	N/C	No connect.
Reserved	181	N/C	No connect.
Reserved	182	N/C	No connect.
Reserved	183	N/C	No connect.
Reserved	184	N/C	No connect.
Reserved	185	N/C	No connect.
Reserved	186	N/C	No connect.
Reserved	187	N/C	No connect.

Reserved	188	N/C	No connect.
Reserved	189	N/C	No connect.
Reserved	190	N/C	No connect.
Reserved	191	N/C	No connect.
Reserved	192	N/C	No connect.
Reserved	193	N/C	No connect.
Reserved	194	N/C	No connect.
Reserved	195	N/C	No connect.
Reserved	196	N/C	No connect.
Reserved	197	N/C	No connect.
Reserved	198	N/C	No connect.
Reserved	199	N/C	No connect.
N/C	200	O	No connect.
CLKOUT	201	AO	For test purposes only. Do not connect.

Note: For PCB compatibility with gm5115/25 and gm3115/25 input pins 173-199 should be connected as described in the gm5115 data sheet C5115-DAT-01.

Note that VDD pins having "_2.5" in their names should be connected to 2.5V power supplies. All other VDD pins should be connected to 3.3V power supplies.

Table 8. Power Pins for ADC Sampling Clock DDS

Pin Name	No	I/O	Description
AVDD_DDDS	146	AP	Analog power for the Destination DDS. Connect to 3.3V supply. Must be bypassed with a 0.1uF capacitor to AVSS_DDDS pin (as close to the pin as possible).
AVSS_DDDS	145	AG	Analog ground for the Destination DDS. Must be directly connected to the analog system ground.
VDD_DDDS	144	P	Digital power for the Destination DDS. Connect to 3.3V supply.
VSS_DDDS	143	G	Digital ground for the Destination DDS.

Table 9. Power Pins for Display Clock DDS

Pin Name	No	I/O	Description
AVDD_SDDS	141	AP	Analog power for Source DDS. Connect to 3.3V supply. Must be bypassed with a 0.1uF capacitor to AVSS_SDDS pin (as close to the pin as possible).
AVSS_SDDS	140	AG	Analog ground for Source DDS. Must be directly connected to the analog system ground plane.
VDD_SDDS	139	P	Digital power for the Source DDS. Connect to 3.3V supply.
VSS_SDDS	138	G	Digital ground for the Source DDS.

Table 10. I/O Power and Ground Pins

Pin Name	No	I/O	Description
RVDD	2 20 37 53 67 81 97 111 129	P P P P P P P P P	Connect to 3.3V supply. Must be bypassed with a 0.1uF capacitor to RVSS (as close to the pin as possible).
RVSS	3 21 38 54 68 82 98 112 130	G G G G G G G G G	Connect to digital ground.

Table 11. Core Power and Ground Pins

Pin Name	No	I/O	Description
CVDD_2.5	26 88 134 203	P P P P	Connect to 2.5V supply. Must be bypassed with a 0.1uF capacitor to CVSS (as close to the pin as possible).
CVSS	27 89 133 135 202	G G G G G	Connect to digital ground.

Note, "AP" indicates a power supply that is analog in nature and does not have large switching currents. These should be isolated from other digital supplies that do have large switching currents.

4. FUNCTIONAL DESCRIPTION

A functional block diagram is illustrated below. Each of the functional units shown is described in the following sections.


Figure 3.   gm2115/25 Functional Block Diagram

4.1 Clock Generation

The gm2115/25 features two clock inputs. All additional clocks are internal clocks derived from one or both of these:

1. Crystal Input Clock (TCLK and XTAL). This is the input pair to an internal crystal oscillator and corresponding logic. A 14.3 MHz TV crystal is recommended. Other crystal frequencies may be used, but require custom programming. This is illustrated in Figure 4 below. Alternatively, a single-ended TTL/CMOS clock oscillator can be driven into the TCLK pin (leave XTAL as N/C in this case). This is illustrated in Figure 7 below. This option is selected by connecting a 10KΩ pull-up to ROM_ADDR13 (refer to Table 16). See also Table 13.

2. Host Interface Transfer Clock (HCLK)

The gm2115 TCLK oscillator circuitry is a custom designed circuit to support the use of an external oscillator or a crystal resonator to generate a reference frequency source for the gm2115 device.

4.1.1 Using the Internal Oscillator with External Crystal

The first option for providing a clock reference is to use the internal oscillator with an external crystal. The oscillator circuit is designed to provide a very low jitter and very low harmonic clock to the internal circuitry of the gm2115. An Automatic Gain Control (AGC) is used to insure startup and operation over a wide range of conditions. The oscillator circuit also minimizes the overdrive of the crystal, which reduces the aging of the crystal.

When the gm2115/25 is in reset, the state of the ROM_ADDR13 pin (pin number 10) is sampled. If the pin is left unconnected (internal pull-down) then internal oscillator is enabled. In this mode a crystal resonator is connected between TCLK (pin 152) and the XTAL (pin 151) with the appropriately sized loading capacitors C_{L1} and C_{L2}. The size of C_{L1} and C_{L2} are determined from the crystal manufacturer's specification and by compensating for the parasitic capacitance of the gm2115/25 device and the printed circuit board traces. The loading capacitors are terminated to the analog VDD power supply. This connection increases the power supply rejection ratio when compared to terminating the loading capacitors to ground.


Figure 4.   Using the Internal Oscillator with External Crystal

The TCLK oscillator uses a Pierce Oscillator circuit. The output of the oscillator circuit, measured at the TCLK pin, is an approximate sine wave with a bias of about 2 volts above ground (see Figure 5). The peak-to-peak voltage of the output can range from 250 mV to 1000 mV depending on the specific characteristics of the crystal and variation in the oscillator characteristics. The output of the oscillator is connected to a comparator that converts the sine wave to a square wave. The comparator requires a minimum signal level of about 50-mV peak to peak to function correctly. The output of the comparator is buffered and then distributed to the gm2115/25 circuits.


Figure 5.   Internal Oscillator Output

One of the design parameters that must be given some consideration is the value of the loading capacitors used with the crystal as shown in Figure 6. The loading capacitance (C_{load}) on the crystal is the combination of C_{L1} and C_{L2} and is calculated by $C_{load} = ((C_{L1} * C_{L2}) / (C_{L1} + C_{L2})) + C_{shunt}$. The shunt capacitance C_{shunt} is the effective capacitance between the XTAL and TCLK pins. For the gm2115/25 this is approximately 9 pF. C_{L1} and C_{L2} are a parallel combination of the external loading capacitors (C_{ex}), the PCB board capacitance (C_{pcb}), the pin capacitance (C_{pin}), the pad capacitance (C_{pad}), and the ESD protection capacitance (C_{esd}). The capacitances are symmetrical so that $C_{L1} = C_{L2} = C_{ex} + C_{PCB} + C_{pin} + C_{pad} + C_{ESD}$. The correct value of C_{ex} must be calculated based on the values of the load capacitances. Approximate values are provided in Figure 6.

Figure 6. **Sources of Parasitic Capacitance**

Some attention must be given to the details of the oscillator circuit when used with a crystal resonator. The PCB traces should be as short as possible. The value of C_{load} that is specified by the manufacturer should not be exceeded because of potential start up problems with the oscillator. Additionally, the crystal should be a parallel resonate-cut and the value of the equivalent series resistance must be less then 90 Ohms.

4.1.2 Using an External Clock Oscillator

Another option for providing the reference clock is to use a single-ended external clock oscillator. When the gm2115/25 is in reset, the state of the ROM_ADDR13 (pin 10) is sampled. If ROM_ADDR13 is pulled high by connecting to VDD through a pull-up resistor (10KΩ recommended, 15KΩ maximum) then external oscillator mode is enabled. In this mode the internal oscillator circuit is disabled and the external oscillator signal that is connected to the TCLK pin (pin number 152) is routed to an internal clock buffer. This is illustrated in Figure 7.

Figure 7. **Using an External Single-ended Clock Oscillator**

Frequency	14 to 24 MHz
Jitter Tolerance	250 ps
Rise Time (10% to 90%)	5 ns
Maximum Duty Cycle	40-60

Table 12. TCLK Specification

4.1.3 Clock Synthesis

The gm2115/25 synthesis all additional clocks internally as illustrated in Figure 8 below. The synthesized clocks are as follows:

1. Main Timing Clock (TCLK) is the output of the chip internal crystal oscillator. TCLK is derived from the TCLK/XTAL pad input.

2. Reference Clock (RCLK) synthesized by RCLK PLL (RPLL) using TCLK as the reference.

3. Input Source Clock (SCLK) synthesized by Source DDS (SDDS) PLL using input HSYNC as the reference. The SDDS internal digital logic is driven by RCLK.

4. Display Clock (DCLK) synthesized by Destination DDS (DDDS) PLL using IP_CLK as the reference. The DDDS internal digital logic is driven by RCLK.

5. Half Reference Clock (RCLK/2) is the RCLK (see 2, above) divided by 2. Used as OCM_CLK domain driver.

6. Quarter Reference Clock (RCLK/4) is the RCLK (see 2, above) divided by 4. Used as alternative clock (faster than TCLK) to drive IFM.

8. ADC Output Clock (SENSE_ACLK) is a delay-adjusted ADC sampling clock, ACLK. ACLK is derived from SCLK.

```
HSYNC ───▶┌──────┐                          
          │ SDDS │──────────────────────▶ SCLK
          └──────┘                          
             ▲                              
             │        ┌──────┐              
   IP_CLK ───┼──────▶ │ DDDS │───────────▶ DCLK
          ┌──┴───┐    └──────┘              
          │ RCLK │       ▲                  
TCLK ────▶│ PLL  │───────●                  
          └──────┘                          
             ●────────┌────┐                
                      │ /2 │──────────────▶ RCLK/2
                      └────┘                
                      ┌────┐                
                      │ /4 │──────────────▶ RCLK/4
                      └────┘                
```

Figure 8.   Internally Synthesized Clocks

The on-chip clock domains are selected from the synthesized clocks as shown in Figure 9 below. These include:

1. Input Domain Clock (IP_CLK). Max = 165MHz

2. Host Interface and On-Chip Microcontroller Clock (OCM_CLK). Max = 100MHz

3. Filter and Display Pixel Clock (DP_CLK). Max = 135MHz

4. Source Timing Measurement Domain Clock (IFM_CLK). Max = 50MHz

5. ADC Domain Clock (ACLK). Max = 165MHz.

The clock selection for each domain as shown in the figure below is controlled using the CLOCK_CONFIG registers (index 0x03 and 0x04).

Figure 9.   On-chip Clock Domains

4.2 Hardware Reset

Hardware Reset is performed by holding the RESETn pin low for a minimum of 1µs. A TCLK input (see Clock Options above) must be applied during and after the reset. When the reset period is complete and RESETn is de-asserted, the power-up sequence is as follows:

1. Reset all registers of all types to their default state (this is 00h unless otherwise specified in the gm2115/25 Register Listing).

2. Force each clock domain into reset. Reset will remain asserted for 64 local clock domain cycles following the de-assertion of RESETn.

3. Operate the OCM_CLK domain at the TCLK frequency.

4. Preset the RCLK PLL to output ~200MHz clock (assumes 14.3MHz TCLK crystal frequency).

5. Wait for RCLK PLL to Lock. Then, switch the OCM_CLK domain to operate from the bootstrap selected clock.

6. If a pull-up resistor is installed on ROM_ADDR9 pin (see Table 16), then the OCM becomes active as soon as OCM_CLK is stable. Otherwise, the OCM remains in reset until OCM_CONTROL register (0x22) bit 1 is enabled.

4.3 Analog to Digital Converter (ADC)

The gm2115/25 chip has three ADC's (analog-to-digital converters), one for each color (red, green, and blue).

4.3.1 ADC Pin Connection

The analog RGB signals are connected to the gm2115/25 as described below:

Table 13. Pin Connection for RGB Input with HSYNC/VSYNC

Pin Name	ADC Signal Name
Red+	Red
Red-	Terminate as illustrated in Figure 10
Green+	Green
Green-	Terminate as illustrated in Figure 10
Blue+	Blue
Blue-	Terminate as illustrated in Figure 10
HSYNC	Horizontal Sync (Terminate as illustrated in Figure 10)
VSYNC	Vertical Sync (Terminate as with HSYNC illustrated in Figure 10)

Figure 10.   Example ADC Signal Terminations

Please note that it is very important to follow the recommended layout guidelines for the circuit shown in Figure 10. These are described in "gm5115/25 Layout Guidelines" document number C5115-SLG-01A.

4.3.2 ADC Characteristics

The table below summarizes the characteristics of the ADC:

Table 14. ADC Characteristics

	MIN	TYP	MAX	NOTE
Track & Hold Amp Bandwidth		290 MHz		Guaranteed by design. Note that the Track & Hold Amp Bandwidth is programmable. 290 MHz is the maximum setting.
Full Scale Adjust Range at RGB Inputs	0.55 V		0.90 V	
Full Scale Adjust Sensitivity		+/- 1 LSB		Measured at ADC Output. Independent of full-scale RGB input.
Zero Scale Adjust Sensitivity		+/- 1 LSB		Measured at ADC Output.
Sampling Frequency (Fs)	10 MHz		162.5 MHz	
Differential Non-Linearity (DNL)		+/-0.5 LSB	+/-0.9 LSB	Fs = 135 MHz
No Missing Codes				Guaranteed by test.
Integral Non-Linearity (INL)		+/- 1.5 LSB		Fs =135 MHz
Channel to Channel Matching		+/- 0.5 LSB		

The gm2115/25 ADC has a built-in clamp circuit for AC-coupled inputs. By inserting series capacitors (about 10 nF), the DC offset of an external video source can be removed. The clamp pulse position and width are programmable.

4.3.3 Clock Recovery Circuit

The SDDS (Source Direct Digital Synthesis) clock recovery circuit generates the clock used to sample analog RGB data (IP_CLK or source clock). This circuit is locked to HSYNC of the incoming video signal.

Patented digital clock synthesis technology makes the gm2115/25 clock circuits resistant to temperature/voltage drift. Using DDS (Direct Digital Synthesis) technology, the clock recovery circuit can generate any IP_CLK clock frequency within the range of 10MHz to 165MHz.


Figure 11.   gm2115/25 Clock Recovery

4.3.4 Sampling Phase Adjustment

The programmable ADC sampling phase is adjusted by delaying the HSYNC input to the SDDS. The accuracy of the sampling phase is checked and the result read from a register. This feature enables accurate auto-adjustment of the ADC sampling phase.

4.3.5 ADC Capture Window

Figure 12 below illustrates the capture window used for the ADC input. In the horizontal direction the capture window is defined in IP_CLKs (equivalent to a pixel count). In the vertical direction it is defined in lines.

All the parameters beginning with "Source" are programmed gm2115/25 registers values. Note that the Input Vertical Total is solely determined by the input and is not a programmable parameter.


Figure 12.   **ADC Capture Window**

The Reference Point marks the leading edge of the first internal HSYNC following the leading edge of an internal VSYNC. Both the internal HSYNC and the internal VSYNC are derived from external HSYNC and VSYNC inputs.

Horizontal parameters are defined in terms of single pixel increments relative to the internal horizontal sync. Vertical parameters are defined in terms of single line increments relative to the internal vertical sync.

For ADC interlaced inputs, the gm2115/25 may be programmed to automatically determine the field type (even or odd) from the VSYNC/HSYNC relative timing. See Input Format Measurement, Section 4.5.

4.4 Test Pattern Generator (TPG)

The gm2115/25 contains hundreds of test patterns, some of which are shown in Figure 13. Once programmed, the gm2115/25 test pattern generator can replace a video source (e.g. a PC) during factory calibration and test. This simplifies the test procedure and eliminates the possibility of image noise being injected into the system from the source. The foreground and background colors are programmable. In addition, the gm2115/25 OSD controller can be used to produce other patterns.

Figure 13.   **Some of gm2115/25 built-in test patterns**

4.5 Input Format Measurement (IFM)

The gm2115/25 has an Input Format Measurement block (the IFM) providing the capability of measuring the horizontal and vertical timing parameters of the input video source. This information may be used to determine the video format and to detect a change in the input format. It is also capable of detecting the field type of interlaced formats.

The IFM features a programmable reset, separate from the regular gm2115/25 soft reset. This reset disables the IFM, reducing power consumption. The IFM is capable of operating while the gm2115/25 is running in power-down mode.

Horizontal measurements are measured in terms of the selected IFM_CLK (either TCLK or RCLK/4), while vertical measurements are measured in terms of HSYNC pulses.

For an overview of the internally synthesized clocks, see section 4.1.

4.5.1 HSYNC / VSYNC Delay

The active input region captured by the gm2115/25 is specified with respect to internal HSYNC and VSYNC. By default, internal syncs are equivalent to the HSYNC and VSYNC at the input pins and thus force the captured region to be bounded by external HSYNC and

VSYNC timing. However, the gm2115/25 provides an internal HSYNC and VSYNC delay feature that removes this limitation. This feature is available for use with the ADC input. By delaying the sync internally, the gm2115/25 can capture data that spans across the sync pulse.

It is possible to use HSNYC and VSYNC delay for image positioning. (Alternatively, Source_HSTART and Source_VSTART in Figure 12 are used for image positioning of analog input.) Taken to an extreme, the intentional movement of images across apparent HSYNC and VSYNC boundaries creates a horizontal and/or vertical wrap effect.

HSYNC is delayed by a programmed number of selected input clocks.

Figure 14.   **HSYNC Delay**

Delayed horizontal sync may be used to solve a potential problem with VSYNC jitter with respect to HSYNC. VSYNC and HSYNC are generally driven active coincidentally, but with different paths to the gm2115/25 (HSYNC is often regenerated from a PLL). As a result, VSYNC may be seen earlier or later. Because VSYNC is used to reset the line counter and HSYNC is used to increment it, any difference in the relative position of HSYNC and VSYNC is seen on-screen as vertical jitter. By delaying the HSYNC a small amount, it can be ensured that VSYNC always resets the line counter prior to it being incremented by the "first" HSYNC.


Figure 15.   **Active Data Crosses HSYNC Boundary**

4.5.2 Horizontal and Vertical Measurement

The IFM is able to measure the horizontal period and active high pulse width of the HSYNC signal, in terms of the selected clock period (either TCLK or RCLK/4.). Horizontal

measurements are performed on only a single line per frame (or field). The line used is programmable. It is able to measure the vertical period and VSYNC pulse width in terms of rising edges of HSYNC.

Once enabled, measurement begins on the rising VSYNC and is completed on the following rising VSYNC. Measurements are made on every field / frame until disabled.

4.5.3 Format Change Detection

The IFM is able to detect changes in the input format relative to the last measurement and then alert both the system and the on-chip microcontroller. The microcontroller sets a measurement difference threshold separately for horizontal and vertical timing. If the current field / frame timing is different from the previously captured measurement by an amount exceeding this threshold, a status bit is set. An interrupt can also be programmed to occur.

4.5.4 Watchdog

The watchdog monitors input VSYNC / HSYNC. When any HSYNC period exceeds the programmed timing threshold (in terms of the selected IFM_CLK), a register bit is set. When any VSYNC period exceeds the programmed timing threshold (in terms of HSYNC pulses), a second register bit is set. An interrupt can also be programmed to occur.

4.5.5 Internal Odd/Even Field Detection

The IFM has the ability to perform field decoding of interlaced inputs to the ADC. The user specifies start and end values to outline a "window" relative to HSYNC. If the VSYNC leading edge occurs within this window, the IFM signals the start of an ODD field. If the VSYNC leading edge occurs outside this window, an EVEN field is indicated (the interpretation of odd and even can be reversed). The window start and end points are selected from a predefined set of values.


Figure 16.   **ODD/EVEN Field Detection**

4.5.6 Input Pixel Measurement

The gm2115/25 provides a number of pixel measurement functions intended to assist in configuring system parameters such as pixel clock, SDDS sample clocks per line and phase setting, centering the image, or adjusting the contrast and brightness.

4.5.7 Image Phase Measurement

This function measures the sampling phase quality over a selected active window region. This feature may be used when programming the source DDS to select the proper phase setting. Please refer to the gm5115/25 Programming Guide for the optimized algorithm.

4.5.8 Image Boundary Detection

The gm2115/25 performs measurements to determine the image boundary. This information is used when programming the Active Window and centering the image.

4.5.9 Image Auto Balance

The gm2115/25 performs measurements on the input data that are used to adjust brightness and contrast.

4.6 RealColor Digital Color Controls

The gm2115/25 provides high-quality digital color controls. These consist of a subtractive "black level" stage, followed by a full 3x3 RGB matrix multiplication stage, followed by an signed offset stage as shown in Figure 17.


Figure 17.   RealColor Digital Color Controls

This structure can accommodate all RGB color controls such as black-level (subtractive stage), contrast (multiplicative stage), and brightness (signed additive offset). In addition, it

supports all YUV color controls including brightness (additive factor applied to Y), contrast (multiplicative factor applied to Y), hue (rotation of U and V through an angle) and saturation (multiplicative factor applied to both Y and V).

To provide the highest color purity all mathematical functions use 10 bits of accuracy. The final result is then dithered to eight or six bits (as required by the LCD panel).

4.6.1 RealColor Flesh tone Adjustment

The human eye is more sensitive to variations of flesh tones than other colors; for example, the user may not care if the color of grass is modified slightly during image capture and/or display. However, if skin tones are modified by even a small amount, it is unacceptable. The gm2115/25 features flesh tone adjustment capabilities. This feature is not based on lookup tables, but rather a manipulation of YUV-channel parameters. Flesh tone adjustment is available for all inputs.

4.6.2 Color Standardization and sRGB Support

Internet shoppers may be very picky about what color they experience on the display. gm2115/25 RealColor digital color controls can be used to make the color response of an LCD monitor compliant with standard color definitions, such as sRGB. sRGB is a standard for color exchange proposed by Microsoft and HP (see www.srgb.com). gm2115/25 RealColor controls can be used to make LCD monitors sRGB compliant, even if the native response of the LCD panel itself is not. For more information on sRGB compliance using gm5115/25 family devices please refer to the sRGB application brief C5115-APB-02A.

4.7 High-Quality Scaling

The gm2115/25 zoom/shrink scaler uses an adaptive scaling technique proprietary to Genesis Microchip Inc., and provides high quality scaling of real time video and graphics images. An input field/frame is scalable in both the vertical and horizontal dimensions.

Interlaced fields may be spatially de-interlaced by vertically scaling and repositioning the input fields to align with the output display's pixel map.

4.7.1 Variable Zoom Scaling

The gm2115/25 scaling filter can combine its advanced scaling with a pixel-replication type scaling function. This is useful for improving the sharpness and definition of graphics when scaling at high zoom factors (such as VGA to XGA).

4.7.2 Horizontal and Vertical Shrink

A shrink function may be performed on the input data. This is an arbitrary horizontal active resolution reduction to between (50% + 1 pixel) to 100% of the input. For example, this allows SXGA 1280 pixels to be displayed as 1024 (XGA).

The gm2115/25 provides an arbitrary vertical shrink down to (50% + 1 line) of the original image size. Together with the arbitrary horizontal shrink, this allows the gm2115/25 to capture and display images one VESA standard format larger than the native display resolution. For example, SXGA may be captured and displayed on an XGA panel.

4.7.3 Moiré Cancellation

The gamma curve and other non-linearities can affect the energy distribution of pixels when scaled to different areas of the screen. This is an example of the Moiré effect. The gm2115/25 has hardware features to negate the Moiré effect, improving the scaling quality.

4.8 Bypass Options

The gm2115/25 has the capability to completely bypass internal processing. In this case, captured input signals and data are passed, with a small latency, straight through to the display output. The gm2115/25 is also able to bypass the zoom filter and the gamma LUT.

4.9 Gamma Look-Up-Table (LUT)

The gm2115/25 provides an 8 to 10-bit look-up table (LUT) for each input color channel intended for Gamma correction and to compensate for a non-linear response of the LCD panel. A 10-bit output results in an improved color depth control. The 10-bit output is then dithered down to 8 bits (or 6 bits) per channel at the display (see section 4.10.3 below). The LUT is user-programmable to provide an arbitrary transfer function. Gamma correction occurs after the zoom / shrink scaling block. If bypassed, the LUT does not require programming.

4.10 Display Output Interface

The Display Output Port provides data and control signals that permit the gm2115/25 to connect to a variety of flat panel or CRT devices. The output interface is configurable for 18 or 24-bit RGB pixels, either single- or double-pixel wide. All display data and timing signals are synchronous with the DCLK output clock.

4.10.1 Display Synchronization

Refer to section 4.1 for information regarding internal clock synthesis.

The gm2115/25 supports the following display synchronization modes:

- **Frame Sync Mode:** The display frame rate is synchronized to the input frame or field rate. This mode is used for standard operation.
- **Free Run Mode:** No synchronization. This mode is used when there is no valid input timing (i.e. to display OSD messages or a splash screen) or for testing purposes. In free-run mode, the display timing is determined only by the values programmed into the display window and timing registers.

4.10.2 Programming the Display Timing

Display timing signals provide timing information so the Display Port can be connected to an external display device. Based on values programmed in registers, the Display Output Port produces the horizontal sync (DHS), vertical sync (DVS), and data enable (DEN) control signals. The figure below provides the registers that define the output display timing.

Horizontal values are programmed in single-pixel increments relative to the leading edge of the horizontal sync signal. Vertical values are programmed in line increments relative to the leading edge of the vertical sync signal.

Figure 18.   Display Windows and Timing

The double-wide output only supports an even number of horizontal pixels.

**Figure 19.   Single Pixel Width Display Data**

Figure 20.   **Double Pixel Wide Display Data**

4.10.3 Panel Power Sequencing (PPWR, PBIAS)

The gm2115/25 has two dedicated outputs PPWR and PBIAS (pins 113 and 114) to control LCD power sequencing once data and control signals are stable. The timing of these signals is fully programmable.


Figure 21.   **Panel Power Sequencing**

4.10.4 Output Dithering

The Gamma LUT outputs a 10-bit value for each color channel. This value is dithered down to either 8-bits for 24-bit per pixel panels, or 6-bits for 18-bit per pixel panels.

The benefit of dithering is that the eye tends to average neighboring pixels and a smooth image free of contours is perceived. Dithering works by spreading the quantization error over neighboring pixels both spatially and temporally. Two dithering algorithms are available: random or ordered dithering. Ordered dithering is recommended when driving a 6-bit panel.

All gray scales are available on the panel output whether using 8-bit panel (dithering from 10 to 8 bits per pixel) or using 6-bit panel (dithering from 10 down to 6 bits per pixel).

4.11 Timing Controller (TCON)

The gm2115/25 features an integrated timing controller (TCON) that connects directly to commercially available row and column drivers. It supports either 18 or 24-bits per pixel in 1 or 2 pixels per clock XGA operation. Also, it supports single or dual-edge clocking modes. Frame, Line (Row) and pixel inversion is available for better image quality. In-Line inversion reduces power consumption and EMI radiation. Data signals have programmable drive strength.

During panel power-up the TCON control signals can be held inactive. This is to provide correct power sequencing that does not damage the panel. The TCON control signals only become active when the panel power sequencing is complete.

4.11.1 Programmable Column Driver Interface

The gm2115/25 column driver interface is highly programmable. It supports dual bus / dual port, dual bus / one port (both interleave and bank) as well as single bus / single port for XGA column drivers.

The column driver interface consists of the following signals:

OCLK/ECLK – Odd/Even Column Driver bus clock. OCLK and ECLK have a programmable phase control (0-7ns) and programmable polarities. Even output data bus (ERGB) can be skewed ½ clock (early) to reduce the number of outputs switching simultaneously.

OSP/ESP - Odd/Even Starting Pulse. OSP and ESP have programmable positioning before valid data. They also have programmable polarities.

ORGB[24]/ERGB[24] – Odd/Even 24 bits data bus supports 24 or 18 bits per pixel in 1 or 2 pixels per clock. These signals support even/odd, red/blue and data bit swap. They also have programmable group and inter-group delays (0-7ns).

OPOL/EPOL – Odd/Even polarity. With programmable position of OPOL/EPOL, the OPOL/EPOL can be switched when LP is active or before or after LP.

OINV/EINV – Odd/Even data transition inversion. These signals provide data inversion capability to reduce electromagnetic interference (EMI). One INV signal can be used (either EINV or OINV), or both.

LP – Load/Latch pulse. The Load/Latch pulse has a programmable width and polarity.

SHC – Output circuit control. This signal has programmable timing similar to OPOL/EPOL. It is optionally available on GPIO6.

TDIV – Horizontal timing. This signal rises with LP and has a programmable falling edge. It is optionally available on GPIO7.

All signals OCLK, ECLK, ORGB, ERGB, OSP, ESP, OPOL, EPOL, OINV, EINV have programmable drive strengths and can be disabled.

Clocks (OCLK/ECLK), Polarities (EPOL/OPOL) and Data (ERGB/ORGB, ESP/OSP) can be blanked separately, during horizontal and/or vertical blanking period (programmable) to reduce power. Clocks and Polarities are forced to zero and Data (ERGB/ORGB) is forced to either white or black during blanking period.

Refer to Figure 22 for the column driver interface timing. See the gm5115/25 Programming Guide (C5115-DSR-01) for details regarding column driver programming.

Figure 22.   **Column Driver Interface Timing**

4.11.2 Programmable Row Driver Interface

The gm2115/25 row driver interface supports 2 and 3 voltage row drivers.

The row driver interface consists of the following signals. The starting time and pulse-width of each are fully programmable.

RSP2 – Row Starting Pulse for 2 voltage Row Driver

RSP3 – Row Starting Pulse for 3 voltage Row Driver

RCLK – Row/Vertical shift clock

ROE – Row Output Enable or Row Blank Time or Gate Driver Output Enable. This signal is used to control RC discharge time. Note that some vendors support three ROE's for this function to avoid 2 lines being activated at the same time (ROE2 and ROE3 are optionally available on pins GPIO9 and GPIO10). The polarities of ROE, ROE2 and ROE3 are programmable. These signals can be blanked during horizontal and/or vertical blanking to reduce power. In addition, ROE, ROE2 and ROE3 may be staggered.

RCLK, ROE, ROE2 and ROE3 have programmable polarities and can be blanked during horizontal and/or vertical blanking period (programmable) to reduce power. Note that ROE2 and ROE3 can be used to drive GV and GVOFF signals required by some row driver ICs.

See the gm5115/25 Programming Guide (C5115-DSR-01) for details regarding row driver programming.

4.11.3 Reduced EMI

The gm2115/25 programmable TCON has many features that can be used to reduce electromagnetic interference (EMI). These include transition minimization, data staggering, data swapping for reduced trace length (even with odd, red with blue and bit 0 with bit 7), slew rate control and dual-edge clocking.

In addition, the DP_CLK generation circuit features a proprietary method for the reduction of electromagnetic interference (EMI) emitted by the display port. High spikes in the EMI power spectrum may cause LCD monitor products to violate emissions standards.

PVSYNC

PDE

VCNT 795 796 797 798 799 0 1 2 3 ... 762 763 764 765 766 767 768 769

RCLK

RSP2

RSP3

ROE

Notes:
1. The rclk low and high time can be determined by horizontal starting and ending programmable registers
2. The pulse width of RSP2 and RSP3 based on number of rclks can be determined by vertical starting and ending programmable registers
3. The pulse width of ROE can be determinded by horizontal starting and ending programmable registers
4. For example, For 75 Hz XGA the Hor Total Time is 1312x12.7ns = 16.6 us, the low/high time of rclk is 16.6 us/2 = 328 ecoclk

Figure 23.   **Row Driver Interface Timing**

4.12 OSD

The gm2115/25 has a fully programmable, high-quality OSD controller. The graphics are divided into "cells" 12 by 18 pixels in size. The cells are stored in an on-chip static RAM (4096 words by 24 bits) and can be stored as 1-bit per pixel data, 2-bit per pixel data or 4-bit per pixel data. This permits a good compression ratio while allowing more than 16 colors in the image.

4.12.1 On-Chip OSD SRAM

The on-chip static RAM (4096 words by 24 bits) stores the cell map and the cell definitions.

In memory, the cell map is organized as an array of words, each defining the attributes of one visible character on the screen starting from upper left of the visible character array. These attributes specify which character to display, whether it is stored as 1, 2 or 4 bits per pixel, the foreground and background colors, blinking, etc.

Registers CELLMAP_XSZ and CELLMAP_YSZ are used to define the visible area of the OSD image. For example, Figure 24 shows a cell map for which CELLMAP_XSZ =25 and CELLMAP_YSZ =10.


Figure 24.   OSD Cell Map

Cell definitions are stored as bit map data. On-chip registers point to the start of 1-bit per pixel definitions, 2-bit per pixel definitions and 4-bit per pixel definitions respectively. 1, 2 and 4-bit per pixel cell definitions require 9, 18 and 36 words of the OSD RAM respectively.

Note that the cell map and the cell definitions share the same on-chip RAM. Thus, the size of the cell map can be traded off against the number of different cell definitions. In particular, the size of the OSD image and the number of cell definitions must fit in OSD SRAM. That is, the following inequality must be satisfied. (Note, the ROUND operation rounds 3.5 to 4).

(CELLMAP_XSZ+1) * CELLMAP_YSZ +

18 * ROUND(Number of 1-bit per pixel fonts / 2) +

18 * (Number of 2-bit per pixel fonts) +

36 * (Number of 4-bit per pixel fonts)   <= 4096

For example, an OSD menu 360 pixels wide by 360 pixels high is 30 cells in width and 20 cells in height. Many of these cells would be the same (e.g. empty). In this case, the menu could contain more than 32 1-bit per pixel cells, 100 2-bit per pixel cells, and 16 4-bit per pixel cells. Of course, different numbers of each type can also be used.

4.12.2 Color Look-up Table (LUT)

Each pixel of a displayed cell is resolved to an 8-bit color code. This selected color code is then transformed to a 24-bit value using a 256 x 24-bit look up table. This LUT is stored in an on-chip RAM that is separate from the OSD RAM. Color index value 0x00 is reserved for transparent OSD pixels.

4.12.3 OSD Position

The OSD menu can be positioned anywhere on the display region. The reference point is Horizontal and Vertical Display Background Start (DH_BKGND_START and DV_BKGND_START in Figure 18).

4.12.4 OSD Stretch

The OSD image can be stretched horizontally and/or vertically by a factor of two, three, or four. Pixel and line replication is used to stretch the image.

4.12.5 Blending

Sixteeen levels of blending are supported for the character-mapped and bitmapped images. One host register controls the blend levels for pixels with LUT values of 128 and greater, while another host register controls the blend levels for pixels with LUT values of 127 and lower. OSD color LUT value 0 is reserved for transparency and is unaffected by the blend attribute.

Blend levels for binary codes "1111" through "0000" are 6.25%, 12.5%, 18.75%, 25%, 31.25%, 37.5%, 43.75%, 50%, 56.25%, 62.5%, 68.75%, 75%, 81.25%, 87.5%, 93.75%, 100%. Blend percentage level refers the percentage of the output data that is OSD.

4.13 On-Chip Microcontroller (OCM)

The gm2115/25 on-chip microcontroller (OCM) serves as the system microcontroller. It programs the gm2115/25 and manages other devices in the system such as the keypad, the back light and non-volatile RAM (NVRAM) using general-purpose input/output (GPIO) pins.

The OCM can operate in two configurations, Standalone configuration and Full-Custom configuration, as illustrated in Figure 25.

Figure 25A - Standalone Configuration

(No external ROM)

Figure 25B - Full-Custom Configuration

(Program and Data stored in external ROM)

4.13.1 Standalone Configuration

Standalone configuration offers the most simple and inexpensive system solution for generic LCD monitors. In this configuration the OCM executes firmware stored internally in gm2115/25. This is illustrated in Figure 25A. The on-chip firmware provides all the standard functions required in a high-quality generic LCD monitor. This includes mode-detection, auto-configuration and a high-quality standard OSD menu system. No external ROM is required (which reduces BOM cost) and no firmware development effort is required (which reduces time-to-market).

In Standalone configuration many customization parameters are stored in NVRAM. These include the LCD panel timing parameters (including TCON programming), the color scheme and logos used in the OSD menus, the functions provided by the OSD menus, and arbitrary firmware modifications. These customization parameters are described in the Standalone

User's Guide (B0108-SUG-01). Based on the customization parameters, G-Wizard (a GUI-based development tool used to program Genesis devices) produces the hex image file for NVRAM. G-Probe is then used to download the NVRAM image file into the NVRAM device. This is illustrated in Figure 26.

Figure 26.   **Programming OCM in Standalone Configuration**

4.13.2 Full-Custom Configuration

In full-custom configuration the OCM executes a firmware program running from external ROM. This is illustrated in Figure 25B. A parallel port with separate address and data busses is available for this purpose. This port connects directly to standard, commercially available ROM or programmable Flash ROM devices. Normally 64KB or 128KB of ROM is required.

Both instructions and data are fetched from external ROM on a cycle-by-cycle basis. The speed of the accesses on the parallel port is determined by the gm2115/25 internal OCM_CLK. This in turn determines the speed of the external ROM device. For example, if a 14.3 MHz crystal is being used to produce TCLK, and the OCM_CLK is derived from TCLK, then a 45ns ROM can be used.

To program gm2115/25 in full-custom configuration the content of the external ROM is generated using Genesis software development tools G-Wizard and OSD-Workbench. This is illustrated in Figure 27. G-Wizard is a GUI-based tool for capturing system information such

as panel timing, support modes, system configuration, etc. OSD-Workbench is a GUI based tool for defining OSD menus and functionality.

Figure 27.   Programming the OCM in Full-Custom Configuration

Genesis recommends using Keil compiler (http://www.keil.com/) to compile the firmware source code into a hex file. This hex file is then downloaded into the external ROM using commercially available ROM programmers.

For development purposes it may be useful to use a ROM emulator. For example, a PROMJET ROM emulator can be used (http://www.emutec.com/pjetmain.html).

4.13.3 General Purpose Inputs and Outputs (GPIO)

The gm2115/25 has 21 general-purpose input/output (GPIO) pins. These are used by the OCM to communicate with other devices in the system such as keypad buttons, NVRAM, LEDs, audio DAC, etc. Each GPIO has independent direction control, open drain enable, for reading and writing. Note that the GPIO pins have alternate functionality as described in Table 15 below.

Pin Name	Pin Number	Alternate function
GPIO0/PWM0	40	PWM0, PWM1 and PWM2 back light intensity controls, as described in section 4.16.2 below.
GPIO1/PWM1	41	
GPIO2/PWM2	42	
GPIO3/TIMER1	43	Timer1 input of the OCM.
GPIO4/UART_DI	44	OCM UART data in/out signals respectively.
GPIO5/UARD_D0	45	
GPIO6	46	Horizontal timing signals in the TCON column driver interface.
GPIO7	47	
GPIO8/IRQINn	39	OCM external interrupt source (IRQINn).
GPIO9/TCON_ROE2	48	Row output enables ROE2 and ROE3 in the TCON row driver interface.
GPIO10/TCON_ROE3	49	
GPIO11/ROM_WEn	50	Write enable for external ROM if programmable FLASH device is used.
GPIO12/NVRAM_SDA	51	Data and clock lines for master 2-wire serial interface to NVRAM when gm2115/25 is used in
GPIO13/NVRAM_SCL	52	standalone configuration (section Figure 25).
GPIO14/DDC_SCL	6	General-purpose input/output signals. Open drain option via register setting.
GPIO15/DDC_SDA	7	[Bi-directional Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO16/HFSn	205	Serial data line for 2-wire host interface.
GPIO17	1	No alternative function.
GPIO18	208	
GPIO19	207	
GPIO20	206	
GPIO21/IRQn	4	OCM interrupt output pin.
GPIO22/HCLK	204	Serial input clock for 2-wire host interface.

Table 15. gm2115/25 GPIOs and Alternate Functions

4.14 Bootstrap Configuration Pins

During hardware reset, the external ROM address pins ROM_ADDR[15:0] are configured as inputs. On the negating edge of RESETn, the value on these pins is latched and stored. This value is readable by the on-chip microcontroller (or an external microcontroller via the host interface). Install a 10K pull-up resistor to indicate a '1', otherwise a '0' is indicated.

Signal Name	Pin Name	Description
HOST_ADDR(4:0) USER_BITS(4:0)	ROM_ADDR(4:0)	If using 2-wire host protocol, these are bits 4:0 of the serial bus device address. Otherwise, these settings are available for reading from a status register but are otherwise unused by the gm2115/25. Used for "soft" configuration settings.
HOST_ADDR(5)	ROM_ADDR5	If using 2-wire host protocol, this is bit 5 of serial the bus device address. Otherwise, program this bit to 0.
HOST_ADDR(6)	ROM_ADDR6	If using 2-wire host protocol, this is bit 6 of the serial bus device address. Otherwise, program this bit to 0.
HOST_PROTOCOL	ROM_ADDR7	Program this bit to 0 for 2-wire host protocol operation.
HOST_PORT_EN	ROM_ADDR8	Program this bit to 0 for 2-wire host protocol operation.

OCM_START	ROM_ADDR9	Determines the operating condition of the OCM after HW reset:
		  0 = OCM remains in reset until enabled by register bit.
		  1 = OCM becomes active after OCM_CLK is stable.

USER_BITS(7:5)	ROM_ADDR(12:10)	These settings are available for reading from a status register but are otherwise unused by the gm2115/25.

OSC_SEL	ROM_ADDR13	Selects reference clock source:
		  0 = XTAL and TCLK pins are connected to a crystal oscillator (see Figure 4).
		  1 = TCLK input is driven with a single-ended TTL/CMOS clock oscillator (see Figure 7).

OCM_ROM_CNFG(1)	ROM_ADDR14	Together with OCM_CONTROL register (0x22) bit 4, this bit selects internal/external ROM configuration.
		  0 = All 48K of ROM is internal.
		  1 = All 48K of ROM is in external ROM using ROM_ADDR15:0 address outputs if
		    register 0x22 bit 4 is 0. If register 0x22 bit 4 is 1, 0-32K ROM is internal, and
		    32K~48K ROM is external using ROM_ADDR13:0 address outputs.

Table 16. Bootstrap Signals

4.15 Host Interface

A serial host interface is provided to allow an external device to peek and poke registers in the gm2115/25. This is done using a 2-wire serial protocol. Note that 2-wire host interface requires bootstrap settings as described in Table 16.

The 2-wire host interface is suitable for connection to a factory interrogation port. This is illustrated in Figure 28. The factory test station connects to the gm2115/25 through the Direct Data Channel (DDC) of the DSUB15. For example, the PC can make gm2115/25 display test patterns (see section 4.4). A camera can be used to automate the calibration of the LCD panel.


DDC

Factory Test Station   Device-Under-Test

Camera

Figure 28.   Factory Calibration and Test Environment

An arbitration mechanism ensures that register accesses from the OCM and the 2-wire host interface port are always serviced (time division multiplexing).

4.15.1 Host Interface Command Format

Transactions on the 2-wire host protocol occurs in integer multiples of bytes (i.e. 8 bits or two nibbles respectively). These form an instruction byte, a device register address and/or one or more data bytes. This is described in Table 17.

The first byte of each transfer indicates the type of operation to be performed by the gm2115/25. The table below lists the instruction codes and the type of transfer operation. The content of bytes that follow the instruction byte will vary depending on the instruction chosen. By utilizing these modes effectively, registers can be quickly configured.

The two LSBs of the instruction code, denoted 'A9' and 'A8' in Table 17 below, are bits 9 and 8 of the internal register address respectively. Thus, they should be set to '00' to select a starting register address of less than 256, '01' to select an address in the range 256 to 511, and '10' to select an address in the range 512 to 767. These bits of the address increment in Address Increment transfers. The unused bits in the instruction byte, denoted by 'x', should be set to '1'.

Table 17. Instruction Byte Map

Bit 7 6 5 4 3 2 1 0	Operation Mode	Description
0 0 0 1 x x A9 A8	Write Address Increment	Allows the user to write a single or multiple bytes to a specified starting address location. A Macro operation will cause the internal address pointer to increment after each byte transmission. Termination of the transfer will cause the address pointer to increment to the next address location.
0 0 1 0 x x A9 A8	Write Address No Increment (for table loading)	
1 0 0 1 x x A9 A8	Reserved	Allows the user to read multiple bytes from a specified starting address location. A Macro operation will cause the internal address pointer to increment after each read byte. Termination of the transfer will cause the address pointer to increment to the next address location.
1 0 1 0 x x A9 A8	Read Address No Increment (for table reading)	
0 0 1 1 x x A9 A8 0 1 0 0 x x A9 A8 1 0 0 0 x x A9 A8 1 0 1 1 x x A9 A8 1 1 0 0 x x A9 A8	Reserved	
0 0 0 0 x x A9 A8 0 1 0 1 x x A9 A8 0 1 1 0 x x A9 A8 0 1 1 1 x x A9 A8 1 1 0 1 x x A9 A8 1 1 1 0 x x A9 A8 1 1 1 1 x x A9 A8	Spare	No operation will be performed

4.15.2 2-wire Serial Protocol

The 2-wire protocol consists of a serial clock HCLK (pin number 204) and bi-directional serial data line HFSn (pin number 205). The bus master drives HCLK and either the master or slave can drive the HFSn line (open drain) depending on whether a read or write operation is being performed. The gm2115/25 operates as a slave on the interface.

The 2-wire protocol requires each device be addressable by a 7-bit identification number. The gm2115/25 is initialized on power-up to 2-wire mode by asserting bootstrap pins HOST_PROTOCOL=0 and the device identification number on HOST_ADDR(6:0) on the rising edge of RESETn (see Table 16). This provides flexibility in system configuration with multiple devices that can have the same address.

A 2-wire data transfer consists of a stream of serially transmitted bytes formatted as shown in the figure below. A transfer is initiated (START) by a high-to-low transition on HFSn while HCLK is held high. A transfer is terminated by a STOP (a low-to-high transition on HFSn while HCLK is held high) or by a START (to begin another transfer). The HFSn signal must be stable when HCLK is high, it may only change when HCLK is low (to avoid being misinterpreted as START or STOP).


Figure 29.   2-Wire Protocol Data Transfer

Each transaction on the HFSn is in integer multiples of 8 bits (i.e. bytes). The number of bytes that can be transmitted per transfer is unrestricted. Each byte is transmitted with the most significant bit (MSB) first. After the eight data bits, the master releases the HFSn line and the receiver asserts the HFSn line low to acknowledge receipt of the data. The master device generates the HCLK pulse during the acknowledge cycle. The addressed receiver is obliged to acknowledge each byte that has been received.

The Write Address Increment and the Write Address No Increment operations allow one or multiple registers to be programmed with only sending one start address. In Write Address Increment, the address pointer is automatically incremented after each byte has been sent and written. The transmission data stream for this mode is illustrated in Figure 30 below. The highlighted sections of the waveform represent moments when the transmitting device must release the HFSn line and wait for an acknowledgement from the gm2115/25 (the slave receiver).

Figure 30.   2-Wire Write Operations (0x1x & 0x2x)

The Read Address No Increment (0xA0) operation is illustrated in Figure 31. The highlighted sections of the waveform represent moments when the transmitting device must release the HFSn line and waits for an acknowledgement from the master receiver.

Note that on the last byte read, no acknowledgement is issued to terminate the transfer.

Figure 31.   2-Wire Read Operation (0xAx)

Please note that in all the above operations the operation code includes two address bits, as described in Table 17.

4.16 Miscellaneous Functions

4.16.1 Power Down Operation

The gm2115/25 provides a low power state in which the clocks to selected parts of the chip may be disabled (see Table 19).

4.16.2 Pulse Width Modulation (PWM) Back Light Control

Many of today's LCD back light inverters require both a PWM input and variable DC voltage to minimize flickering (due to the interference between panel timing and inverter's AC timing), and adjust brightness. Most LCD monitor manufacturers currently use a microcontroller to provide these control signals. To minimize the burden on the external microcontroller, the gm2115/25 generates these signals directly.

There are three pins available for controlling the LCD back light, PWM0 (GPIO0), PWM1 (GPIO1) and PWM2 (GPIO2). The duty cycle of these signals is programmable. They may be connected to an external RC integrator to generate a variable DC voltage for a LCD back light inverter. Panel HSYNC is used as the clock for a counter generating this output signal.

5. ELECTRICAL SPECIFICATIONS

The following targeted specifications have been derived by simulation.

5.1 Preliminary DC Characteristics

Table 18. Absolute Maximum Ratings

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
3.3V Supply Voltages [1]	$V_{VDD\_3.3}$	-0.3		3.6	V
2.5V Supply Voltages [1]	$V_{VDD\_2.5}$	-0.3		2.75	V
Input Voltage (5V tolerant inputs) [1]	$V_{IN5Vtol}$	-0.3		5.5	V
Input Voltage (non 5V tolerant inputs) [1]	V_{IN}	-0.3		3.6	V
Electrostatic Discharge	V_{ESD}			±2.0	kV
Latch-up	I_{LA}			±100	mA
Ambient Operating Temperature	T_A	0		70	°C
Storage Temperature	T_{STG}	-40		125	°C
Operating Junction Temp.	T_J	0		125	°C
Thermal Resistance (Junction to Air) Natural Convection	θ_{JA}			25.0	°C/W
Thermal Resistance (Junction to Case) Convection or air flow	θ_{JC}			14.0	°C/W
Soldering Temperature (30 sec.)	T_{SOL}			220	°C
Vapor Phase Soldering (30 sec.)	T_{VAP}			220	°C

NOTE: All voltages are measured with respect to GND

NOTE (1): Absolute maximum voltage ranges are for transient voltage excursions.

NOTE (2): Package thermal resistance is based on a PCB with one signal plane and two power planes. Package θ_{JA} is improved on a PCB with four or more layers.

Table 19. DC Characteristics

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
POWER					
Power Consumption @ 96 MHz (gm2115)	P_{XGA}		TBD		W
Power Consumption @ 135 MHz (gm2125)	P_{XGA}		TBD		W
Power Consumption @ Low Power Mode [1]	P_{LP}		TBD		W
3.3V Supply Voltages (AVDD and RVDD)	$V_{VDD\_3.3}$	3.15	3.3	3.45	V
2.5V Supply Voltages (VDD and CVDD)	$V_{VDD\_2.5}$	2.35	2.5	2.65	V
Supply Current @ CLK = 96 MHz (gm2115)	I_{XGA}		400		mA
• 2.5V digital supply [2]	$I_{XGA\_2.5\_VDD}$			TBD	
• 2.5V analog supply	$I_{XGA\_2.5\_AVDD}$			TBD	
• 3.3V digital supply [3]	$I_{XGA\_3.3\_VDD}$			TBD	
• 3.3V analog supply [4]	$I_{XGA\_3.3\_AVDD}$			TBD	
Supply Current @ CLK =135MHz (gm2125)	I_{XGA}				mA
• 2.5V digital supply [2]	$I_{XGA\_2.5\_VDD}$			TBD	
• 2.5V analog supply	$I_{XGA\_2.5\_AVDD}$			TBD	
• 3.3V digital supply [3]	$I_{XGA\_3.3\_VDD}$			TBD	
• 3.3V analog supply [4]	$I_{XGA\_3.3\_AVDD}$			TBD	
Supply Current @ Low Power Mode*	I_{LP}		140		mA
INPUTS					
High Voltage	V_{IH}	2.0		V_{DD}	V
Low Voltage	V_{IL}	GND		0.8	V
Clock High Voltage	V_{IHC}	2.4		V_{DD}	V
Clock Low Voltage	V_{ILC}	GND		0.4	V
High Current (V_{IN} = 5.0 V)	I_{IH}	-25		25	μA
Low Current (V_{IN} = 0.8 V)	I_{IL}	-25		25	μA
Capacitance (V_{IN} = 2.4 V)	C_{IN}			8	pF
OUTPUTS					
High Voltage (I_{OH} = 7 mA)	V_{OH}	2.4		V_{DD}	V
Low Voltage (I_{OL} = -7 mA)	V_{OL}	GND		0.4	V
Tri-State Leakage Current	I_{OZ}	-25		25	μA

NOTE (1): Low power figures result from setting the ADC and clock power down bits.
NOTE (2): Includes pins CVDD_2.5, VDD1_ADC_2.5, VDD2_ADC_2.5
NOTE (3): Includes pins VDD_DPLL, VDD_SDDS, VDD_DDDS and RVDD.
NOTE (4): Includes pins AVDD_RED, AVDD_GREEN, AVDD_BLUE, AVDD_RPLL, AVDD_SDDS and AVDD_DDDS.

5.2 Preliminary AC Characteristics

The following targeted specifications have been derived by simulation.

All timing is measured to a 1.5V logic-switching threshold. The minimum and maximum operating conditions used were: T_{DIE} = 0 to 125°C, Vdd = 2.35 to 2.65V, Process = best to worst, C_L = 16pF for all outputs.

Table 20. Maximum Speed of Operation

Clock Domain	Max Speed of Operation
Main Input Clock (TCLK)	24 MHz (14.3MHz recommended)
ADC Clock (ACLK)	162.5 MHz
HCLK Host Interface Clock (2-wire protocol)	5 MHz
Input Format Measurement Clock (IFM_CLK)	50MHz (14.3MHz recommended)
Reference Clock (RCLK)	200MHz (200MHz recommended)
On-Chip Microcontroller Clock (OCM_CLK)	100 MHz
Display Clock (DCLK)	135 MHz

Table 21. Display Timing and DCLK Adjustments

DP_TIMING ->	Tap 0 (default)		Tap 1		Tap 2		Tap 3	
	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)
Propagation delay from DCLK to DA*/DB*	1.0	4.5	0.5	3.5	-0.5	2.5	-1.5	1.5
Propagation delay from DCLK to DHS	1.0	4.5	0.5	3.5	-0.5	2.5	-1.5	1.5
Propagation delay from DCLK to DVS	0.5	4.5	0.0	3.5	-1.0	2.5	-2.0	1.5
Propagation delay from DCLK to DEN	1.0	4.5	0.5	3.5	-0.5	2.5	-1.5	1.5

Note: DCLK Clock Adjustments are the amount of additional delay that can be inserted in the DCLK path, in order to reduce the propagation delay between DCLK and its related signals.

Table 22. 2-Wire Host Interface Port Timing

| Parameter	Symbol	MIN	TYP	MAX	Units
SCL HIGH time	T_{SHI}	1.25			us
SCL LOW time	T_{SLO}	1.25			us
SDA to SCL Setup	T_{SDIS}	30			ns
SDA from SCL Hold	T_{SDIH}	20			ns
Propagation delay from SCL to SDA	T_{SDO3}	10		150	ns

Note: The above table assumes OCM_CLK = R_CLK / 2 = 100 MHz (default) (ie 10ns / clock)

6. ORDERING INFORMATION

Order Code	Application	Package	Speed	Temperature Range
gm2115	XGA	208-pin PQFP	96 MHz	0-70°C
gm2125	SXGA	208-pin PQFP	135 MHz	0-70°C

7. MECHANICAL SPECIFICATIONS

Figure 32.   gm2115/25 208-pin PQFP Mechanical Drawing

Detail A

Symbol	Dimension in mm		
	Min	Nom	Max
A	3.92	—	4.07
A₁	0.25	—	—
A₂	3.15	3.23	3.30
b	0.18	—	0.28
c	0.13	—	0.23
D	27.90	28.00	28.10
E	27.90	28.00	28.10
e	0.50 BSC		
H_D	30.95	31.20	31.45
H_E	30.95	31.20	31.45
L	0.65	0.80	0.95
L₁	1.60 REF		
y	—	—	0.10
θ	0°	—	7°