

ICS87946-01

Low Skew $\div 1$, $\div 2$

LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

GENERAL DESCRIPTION



The ICS87946-01 is a low skew, ÷1, ÷2 Clock Generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS87946-01 has one LVPECL clock input pair. The PCLK, nPCLK pair can accept

LVPECL, CML, or SSTL input levels. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased from 10 to 20 by utilizing the ability of the outputs to drive two series terminated lines.


The divide select inputs, DIV_SELx, control the output frequency of each bank. The outputs can be utilized in the $\div 1$, $\div 2$ or a combination of $\div 1$ and $\div 2$ modes. The master reset input, MR/nOE, resets the internal frequency dividers and also controls the active and high impedance states of all outputs.

The ICS87946-01 is characterized at 3.3V core/3.3V output and 3.3V core/2.5V output. Guaranteed bank, output and part-to-part skew characteristics make the ICS87946-01 ideal for those clock distribution applications demanding well defined performance and repeatability.


FEATURES

- 10 single ended LVCMOS outputs, 7Ω typical output impedance
- LVPECL clock input pair
- PCLK, nPCLK supports the following input levels: LVPECL, CML, SSTL
- · Maximum input frequency: 250MHz
- Output skew: 200ps (maximum)
- Part-to-part skew: 500ps (typical)
- Multiple frequency skew: 350ps (maximum)
- 3.3V input, outputs may be either 3.3V or 2.5V supply modes
- 0°C to 70°C ambient operating temperature
- · Industrial temperature information available upon request

BLOCK DIAGRAM



PIN ASSIGNMENT



Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



ICS87946-01

Low Skew ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1	nc	Unused		No connect.
2	V _{DD}	Power		Positive supply pins. Connect to 3.3V.
3	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
4	nPCLK	Input	Pullup	Inverting differential LVPECL clock input.
5	DIV_SELA	Input	Pulldown	Controls frequency division for Bank A outputs. LVCMOS interface levels.
6	DIV_SELB	Input	Pulldown	Controls frequency division for Bank B outputs. LVCMOS interface levels.
7	DIV_SELC	Input	Pulldown	Controls frequency division for Bank C outputs. LVCMOS interface levels.
8, 11, 15, 20, 24, 27, 31	GND	Power		Power supply ground. Connect to ground.
9, 13, 17	$V_{\scriptscriptstyle DDC}$	Power		Positive supply pins for Bank C outputs. Connect to 3.3V or 2.5V.
10, 12, 14, 16	QC0, QC1, QC2, QC3	Output		Bank C outputs. LVCMOS interface levels. 7Ω typical output impedance.
18, 22	$V_{\scriptscriptstyle DDB}$	Power		Positive supply pins for Bank B outputs. Connect to 3.3V or 2.5V.
19, 21, 23	QB2, QB1, QB0	Output		Bank B outputs. LVCMOS interface levels. 7Ω typical output impedance.
25, 29	$V_{\scriptscriptstyle DDA}$	Power		Positive supply pins for Bank A outputs. Connect to 3.3V or 2.5V.
26, 28, 30	QA2, QA1, QA02,	Output		Bank A outputs. LVCMOS interface levels. 7Ω typical output impedance.
32	MR/nOE	Input	Pulldown	Master reset and output enable. Resets outputs to tristate. Enables and disables all outputs. LVCMOS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance				4	pF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ
C _{PD}	Power Dissipation Capacitance (per output)	V_{DD} , $*V_{DDx} = 3.465V$		TBD		pF
R _{out}	Output Impedance			7		Ω

*NOTE: V_{DDx} denotes V_{DDA} , V_{DDB} , V_{DDC} .

TABLE 3. FUNCTION TABLE

	Inputs				Outputs			
MR/nOE	DIV_SELA	DIV_SELB	DIV_SELC	QA0 - QA2	QB0 - QB2	QC0 - QC3		
1	Х	Х	Х	Hi Z	Hi Z	Hi Z		
0	0	Х	Х	fIN/1	Active	Active		
0	1	Х	Х	fIN/2	Active	Active		
0	Х	0	Х	Active	fIN/1	Active		
0	Х	1	Х	Active	fIN/2	Active		
0	Х	Х	0	Active	Active	fIN/1		
0	Х	Х	1	Active	Active	fIN/2		



ICS87946-01

Low Skew $\div 1$, $\div 2$

LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DDx} 4.6V

Inputs, V, -0.5V to $V_{DD} + 0.5V$ Outputs, V_o -0.5V to $V_{DDx} + 0.5V$ Package Thermal Impedance, θ_{IA} 47.9°C/W (0 Ifpm) Storage Temperature, T_{STG} -65°C to 150°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDx} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
*V _{DDx}	Output Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Core Supply Current			41		mA
**I _{DDx}	Output Supply Current			8		mA

 $[\]label{eq:VDDx} \begin{array}{l} {}^{*}V_{\scriptscriptstyle DDx} \text{ denotes } V_{\scriptscriptstyle DDA}, V_{\scriptscriptstyle DDB}, V_{\scriptscriptstyle DDC}. \\ {}^{**}I_{\scriptscriptstyle DDx} \text{ denotes } I_{\scriptscriptstyle DDA}, I_{\scriptscriptstyle DDB}, I_{\scriptscriptstyle DDC}. \end{array}$

Table 4B. LVCMOS DC Characteristics, $V_{DD} = V_{DDx} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Volta	ıge		2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	ge		-0.3		0.8	V
I _{IH}	Input High Current	DIV_SELA, DIV_SELB, DIV_SELC, MR/nOE	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I	Input Low Current	DIV_SELA, DIV_SELB, DIV_SELC, MR/nOE	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
V _{OH}	Output High Voltage; NOTE 1			2.6			V
V _{OL}	Output Low Voltage; NOTE 1					0.5	V
I _{OZL}	Output Tristate Current Low					TBD	V
I _{OZH}	Output Tristate	Current High				TBD	V

NOTE 1: Outputs terminated with 50Ω to $V_{DDX}/2$. See page 7, Figure 1A, 3.3V Output Load Test Circuit.

Table 4C. LVPECL DC Characteristics, $V_{DD} = V_{DDx} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	PCLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I'IH	Input High Current	nPCLK	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
	Innut Low Current	PCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μA
I _{IL}	Input Low Current	nPCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{PP}	Peak-to-Peak Input Voltage			0.3		1	V
V _{CMR}	Common Mode Inpu	ıt Voltage; NOTE 1, 2		GND + 1.5		V _{DD}	V

NOTE 1: Common mode voltage is defined as V_{III}.

NOTE 2: For single ended applications, the maximum input voltage for PCLK and nPCLK is V_{DD} + 0.3V.

Integrated Circuit Systems, Inc.

ICS87946-01

Low Skew $\div 1$, $\div 2$

LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

Table 5A. AC Characteristics, $V_{DD} = V_{DDx} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Input Frequency				250	MHz
tp _{LH}	Propagation Delay, Low to High; NOTE 1	f ≤ 250MHz		3.2		ns
tp _{HL}	Propagation Delay, High to Low; NOTE 1	f ≤ 250MHz		3.2		ns
tsk(b)	Bank Skew; NOTE 2, 7	Measured on rising edge at V _{DDx} /2			100	ps
tsk(o)	Output Skew; NOTE 3, 7	Measured on rising edge at V _{DDx} /2			200	ps
tsk(w)	Multiple Frequency Skew; NOTE 4, 7	Measured on rising edge at V _{DDx} /2			350	ps
tsk(pp)	Part-to-Part Skew; NOTE 5, 7	Measured on rising edge at V _{DDx} /2		500		ps
t _R	Output Rise Time; NOTE 6	20% to 80%		700		ps
t _F	Output Fall Time; NOTE 6	20% to 80%		700		ps
odc	Output Duty Cycle			50		%
t _{EN}	Output Enable Time; NOTE 6	f = 10MHz				ns
t _{DIS}	Output Disable Time; NOTE 6	f = 10MHz				ns

All parameters measured at 250MHz unless noted otherwise.

NOTE 1: Measured from the $V_{\text{DD}}/2$ of the input to $V_{\text{DDx}}/2$ of the output.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew across banks of outputs at the same supply voltages and with equal load conditions.

Measured at V_{DDx}/2.

NOTE 4: Defined as skew across banks of outputs operating at different frequencies with the same supply voltages and equal load conditions.

NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{pp}/2$.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.



ICS87946-01

Low Skew $\div 1$, $\div 2$

LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

Table 4D. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDx} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
*V _{DDx}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Core Supply Current			41		mA
**I _{DDx}	Output Supply Current			8		mA

 $[\]label{eq:VDDx} \begin{array}{l} {}^{\star}V_{\scriptscriptstyle DDx} \text{ denotes } V_{\scriptscriptstyle DDA}, V_{\scriptscriptstyle DDB}, V_{\scriptscriptstyle DDC}. \\ {}^{\star}*I_{\scriptscriptstyle DDx} \text{ denotes } I_{\scriptscriptstyle DDA}, I_{\scriptscriptstyle DDB}, I_{\scriptscriptstyle DDC}. \end{array}$

Table 4E. LVCMOS DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDx} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Volta	ige		2		V _{DD} + 0.3	V
V _{IL}	Input Low Volta	ge		-0.3		0.8	V
I _{IH}	Input High Current	DIV_SELA, DIV_SELB, DIV_SELC, CLK_SEL, nMR/OE	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I _{IL}	Input Low Current	DIV_SELA, DIV_SELB, DIV_SELC, CLK_SEL, nMR/OE	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
V _{OH}	Output High Voltage; NOTE 1			1.8			V
V _{OL}	Output Low Voltage; NOTE 1					0.5	V
I _{OZL}	Output Tristate Current Low					TBD	V
I _{OZH}	Output Tristate	Current High				TBD	V

NOTE 1: Outputs terminated with 50Ω to $V_{DDX}/2$. See page 7, Figure 1B, 3.3V/2.5V Output Load Test Circuit.

Table 4F. LVPECL DC Characteristics, $V_{DD} = V_{DDx} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	PCLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I'IH	Input High Current	nPCLK	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
	Innut Low Current	PCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
I _{IL}	Input Low Current	nPCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{PP}	Peak-to-Peak Input Voltage			0.3		1	V
V _{CMR}	Common Mode Inpu	ıt Voltage; NOTE 1, 2		GND + 1.5		V _{DD}	V

NOTE 1: Common mode voltage is defined as V_{IH} . NOTE 2: For single ended applications, the maximum input voltage for PCLK and nPCLK is V_{DD} + 0.3V.

Integrated Circuit Systems, Inc.

ICS87946-01

Low Skew $\div 1$, $\div 2$

LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

Table 5B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDx} = 2.5V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Input Frequency				250	MHz
tp _{LH}	Propagation Delay, Low to High; NOTE 1	f ≤ 250MHz		3.2		ns
tp _{HL}	Propagation Delay, High to Low; NOTE 1	f ≤ 250MHz		3.2		ns
tsk(b)	Bank Skew; NOTE 2, 7	Measured on rising edge at $V_{DDx}/2$			100	ps
tsk(o)	Output Skew; NOTE 3, 7	Measured on rising edge at V _{DDx} /2			200	ps
tsk(w)	Multiple Frequency Skew; NOTE 4, 7	Measured on rising edge at V _{DDx} /2			350	ps
tsk(pp)	Part-to-Part Skew; NOTE 5, 7	Measured on rising edge at $V_{DDx}/2$		500		ps
t _R	Output Rise Time; NOTE 6	20% to 80%		600		ps
t _F	Output Fall Time; NOTE 6	20% to 80%		600		ps
odc	Output Duty Cycle			50		%
t _{EN}	Output Enable Time; NOTE 6	f = 10MHz				ns
t _{DIS}	Output Disable Time; NOTE 6	f = 10MHz				ns

All parameters measured at 250MHz unless noted otherwise.

NOTE 1: Measured from the $V_{DD}/2$ of the input to $V_{DDx}/2$ of the output.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew across banks of outputs at the same supply voltages and with equal load conditions.

Measured at V_{DDx}/2.

NOTE 4: Defined as skew across banks of outputs operating at different frequencies with the same supply voltages and equal load conditions.

NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{pp}/2$.


NOTE 6: These parameters are guaranteed by characterization. Not tested in production.


NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.

ICS87946-01

Low Skew ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

PARAMETER MEASUREMENT INFORMATION








Integrated Circuit Systems, Inc.

ICS87946-01

Low Skew ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR












ICS87946-01

Low Skew ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR










ICS87946-01

$Low~Skew~\div 1,~\div 2\\ LVPECL-to-LVCMOS/LVTTL~Clock~Generator$

APPLICATION INFORMATION WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 8 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\rm DD}$ = 3.3V, $V_{\rm L}$ REF should be 1.25V and R2/R1 = 0.609.





ICS87946-01

Low Skew ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

RELIABILITY INFORMATION

Table 6. $\theta_{_{JA}} \text{vs. A} \text{ir Flow Table}$

$\boldsymbol{\theta}_{\text{JA}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS87946-01 is: 1204

Integrated Circuit Systems, Inc.

ICS87946-01

Low Skew ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR




TABLE 7. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
SYMBOL	BBA					
	МІМІМИМ	NOMINAL	MAXIMUM			
N	32					
Α			1.60			
A1	0.05		0.15			
A2	1.35	1.40	1.45			
b	0.30	0.37	0.45			
С	0.09		0.20			
D	9.00 BASIC					
D1	7.00 BASIC					
D2	5.60 Ref.					
E	9.00 BASIC					
E1	7.00 BASIC					
E2	5.60 Ref.					
е	0.80 BASIC					
L	0.45	0.60	0.75			
θ	0°		7°			
ccc			0.10			

Reference Document: JEDEC Publication 95, MS-026



ICS87946-01

Low Skew ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS87946AY-01	ICS87946AY-01	32 Lead LQFP	250 per tray	0°C to 70°C
ICS87946AY-01T	ICS87946AY-01	32 Lead LQFP on Tape and Reel	1000	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.