FDD6680S

SEMICONDUCTOR IM


30V N-Channel PowerTrench[®] SyncFET[™]

General Description

The FDD6680S is designed to replace a single MOSFET and Schottky diode in synchronous DC:DC power supplies. This 30V MOSFET is designed to maximize power conversion efficiency, providing a low $R_{DS(ON)}$ and low gate charge. The FDD6680S includes an integrated Schottky diode using Fairchild's monolithic SyncFET technology. The performance of the FDD6680S as the low-side switch in a synchronous rectifier is indistinguishable from the performance of the FDD6680A in parallel with a Schottky diode.


Applications

- DC/DC converter
- Motor Drives



Features

- 55 A, 30 V $R_{DS(ON)} = 11 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 17 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$
- Includes SyncFET Schottky body diode
- Low gate charge (17nC typical)
- + High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- High power and current handling capability



Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		30	V
V _{GSS}	Gate-Source Voltage		±20	V
ID	Drain Current – Continuous	(Note 3)	55	A
	– Pulsed	(Note 1a)	100	
PD	Power Dissipation	(Note 1)	60	W
		(Note 1a)	3.1	
		(Note 1b)	1.3	
T _J , T _{STG}	Operating and Storage Junction Temperate	ure Range	-55 to +150	°C
Therma	I Characteristics			
R _{θJC}	Thermal Resistance, Junction-to-Case	(Note 1)	2.1	°C/W
R _{0JA}	Thermal Resistance, Junction-to-Ambient	(Note 1a)	40	°C/W
R _{0JA}	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDD6680S	FDD6680S	13"	16mm	2500 units


©2001 Fairchild Semiconductor Corporation

Parameter	Test Conditions	Min	Тур	Max	Units
burce Avalanche Ratings (Note	2)				
Drain-Source Avalanche Energy	Single Pulse, $V_{DD} = 15 \text{ V}$, $I_D = 14 \text{ A}$			245	mJ
Drain-Source Avalanche Current				14	Α
acteristics					
Drain–Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = 1 mA$	30			V
Breakdown Voltage Temperature Coefficient	I_D = 1 mA, Referenced to 25°C		19		mV/°C
Zero Gate Voltage Drain Current	$V_{\text{DS}} = 24 \text{ V}, \qquad V_{\text{GS}} = 0 \text{ V}$			500	μΑ
Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
acteristics (Note 2)					
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 1 \text{ mA}$	1	2	3	V
Gate Threshold Voltage Temperature Coefficient	$I_D = 1$ mA, Referenced to 25°C		-3.3		mV/°C
Static Drain–Source On–Resistance			9.5 13.5 17	11 17 23	mΩ
On–State Drain Current	$V_{GS} = 10 \text{ V}, \qquad V_{DS} = 5 \text{ V}$	50			А
Forward Transconductance	$V_{DS} = 15 \text{ V}, \qquad I_D = 12.5 \text{ A}$		27		S
Characteristics					
Input Capacitance	$V_{DS} = 15 V$, $V_{GS} = 0 V$,		2010		pF
	. 86				
Output Capacitance	f = 1.0 MHz		526		pF
Output Capacitance Reverse Transfer Capacitance	f = 1.0 MHz		526 186		pF pF
Reverse Transfer Capacitance	f = 1.0 MHz				· ·
Reverse Transfer Capacitance g Characteristics (Note 2)				18	· ·
Reverse Transfer Capacitance	f = 1.0 MHz $V_{DS} = 15 V, I_D = 1 A, \\ V_{GS} = 10 V, R_{GEN} = 6 Ω$		186	18	pF
Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time			186	-	pF ns
Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time			186 10 10	18	pF ns ns
Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time	$V_{DS} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		186 10 10 34	18 55	ns ns ns
Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time	$V_{DS} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		186 10 10 34 14	18 55 23	ns ns ns ns
Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge	$V_{DS} = 15 \text{ V}, \qquad I_D = 1 \text{ A}, \\ V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V}, \qquad I_D = 12.5 \text{ A},$		186 10 10 34 14 17	18 55 23	pF ns ns ns ns nC
Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge Gate–Source Charge Gate–Drain Charge	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A}, \\ V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V}, \qquad I_{D} = 12.5 \text{ A}, \\ V_{GS} = 5 \text{ V}$		186 10 10 34 14 17 6.2	18 55 23	ns ns ns ns nC nC
Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge Gate–Source Charge Gate–Drain Charge Durce Diode Characteristics	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A}, \\ V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V}, \qquad I_{D} = 12.5 \text{ A}, \\ V_{GS} = 5 \text{ V}$ and Maximum Ratings		186 10 10 34 14 17 6.2	18 55 23 24	pF ns ns ns nC nC nC
Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge Gate–Source Charge Gate–Drain Charge	$V_{DS} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V}, \qquad I_D = 12.5 \text{ A},$ $V_{GS} = 5 \text{ V}$ and Maximum Ratings Diode Forward Current $V_{GS} = 0 \text{ V}, I_S = 4.4 \text{ A} (Note 2)$		186 10 10 34 14 17 6.2	18 55 23	ns ns ns ns nC nC
Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge Gate–Source Charge Gate–Drain Charge Durce Diode Characteristics Maximum Continuous Drain–Source Drain–Source Diode Forward	$V_{DS} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = 15 \text{ V}, \qquad I_D = 12.5 \text{ A},$ $V_{GS} = 5 \text{ V}$ and Maximum Ratings Diode Forward Current $V_{GS} = 0 \text{ V}, I_S = 4.4 \text{ A} (\text{Note 2})$		186 10 10 34 14 17 6.2 5.5	18 55 23 24 4.4	pF ns ns ns nC nC nC
	Drain-Source Avalanche Current acteristics Drain-Source Breakdown Voltage Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current Gate-Body Leakage, Forward Gate-Body Leakage, Reverse acteristics (Note 2) Gate Threshold Voltage Gate Threshold Voltage Temperature Coefficient Static Drain-Source On-State Drain Current Forward Transconductance Characteristics	Drain-Source Avalanche CurrentacteristicsDrain-Source Breakdown Voltage $V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$ Breakdown Voltage Temperature Coefficient $I_D = 1 \text{ mA}, \text{Referenced to } 25^{\circ}\text{C}$ Zero Gate Voltage Drain Current $V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$ Gate-Body Leakage, Forward $V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$ Gate-Body Leakage, Reverse $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ Gate-Body Leakage, Reverse $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ Gate Threshold Voltage $V_{DS} = V_{GS}, I_D = 1 \text{ mA}$ Gate Threshold Voltage $V_{DS} = V_{GS}, I_D = 1 \text{ mA}$ Gate Threshold Voltage $I_D = 1 \text{ mA}, \text{Referenced to } 25^{\circ}\text{C}$ Static Drain-Source $V_{GS} = 10 \text{ V}, I_D = 12.5 \text{ A}$ On-Resistance $V_{GS} = 10 \text{ V}, I_D = 12.5 \text{ A}$ V_{GS} = 10 V, I_D = 12.5A, T_J = 125^{\circ}\text{C}On-State Drain Current $V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$ Forward Transconductance $V_{DS} = 15 \text{ V}, I_D = 12.5 \text{ A}$ Characteristics	Drain-Source Avalanche CurrentoooacteristicsDrain-Source Breakdown Voltage $V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$ 30Breakdown Voltage Temperature Coefficient $I_D = 1 \text{ mA}, \text{Referenced to } 25^{\circ}\text{C}$ 30Zero Gate Voltage Drain Current $V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$ 30Gate-Body Leakage, Forward $V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$ 30Gate-Body Leakage, Reverse $V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ 30Gate Threshold Voltage $V_{DS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$ 30Gate Threshold Voltage $V_{DS} = V_{GS}, I_D = 1 \text{ mA}$ 1Gate Threshold Voltage $V_{DS} = V_{GS}, I_D = 1 \text{ mA}$ 1Gate Threshold Voltage $I_D = 1 \text{ mA}, \text{ Referenced to } 25^{\circ}\text{C}$ 1Static Drain-Source $V_{GS} = 10 \text{ V}, I_D = 12.5 \text{ A}$ 1On-Resistance $V_{GS} = 10 \text{ V}, I_D = 12.5 \text{ A}$ 50On-State Drain Current $V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$ 50Forward Transconductance $V_{DS} = 15 \text{ V}, I_D = 12.5 \text{ A}$ 50Characteristics $V_{DS} = 15 \text{ V}, I_D = 12.5 \text{ A}$ 50	Drain-Source Avalanche CurrentImage: Constraint of the second state of the secon	Drain-Source Avalanche Current14acteristicsDrain-Source Breakdown Voltage $V_{GS} = 0 V$, $I_D = 1 mA$ 30Breakdown Voltage Temperature Coefficient $I_D = 1 mA$, Referenced to 25°C19Zero Gate Voltage Drain Current $V_{DS} = 24 V$, $V_{GS} = 0 V$ 500Gate-Body Leakage, Forward $V_{GS} = 20 V$, $V_{DS} = 0 V$ 100Gate-Body Leakage, Reverse $V_{GS} = -20 V$, $V_{DS} = 0 V$ -100acteristics (Note 2)Gate Threshold Voltage $V_{DS} = V_{GS}$, $I_D = 1 mA$ 12Gate Threshold Voltage $I_D = 1 mA$, Referenced to 25°C-3.3Temperature Coefficient $I_D = 1 mA$, Referenced to 25°C-3.3Static Drain-Source $V_{GS} = 10 V$, $I_D = 12.5 A$ 9.511On-Resistance $V_{GS} = 10 V$, $I_D = 12.5A$, $T_J = 125°C$ 1723On-State Drain Current $V_{GS} = 10 V$, $V_{DS} = 5 V$ 5050Forward Transconductance $V_{DS} = 15 V$, $I_D = 12.5 A$ 27Characteristics

FDD6680S


FDD6680S Rev D (W)

Electrical Character	ristics	T _A = 25°C unless otherw	se noted		
Notes: 1. R _{θJA} is the sum of the junction-to-case ar the drain pins. R _{θJC} is guaranteed by des	nd case-to-ambient th sign while R _{θCA} is det	nermal resistance where the ca termined by the user's board d	se thermal reference is esign.	defined as the solder mounting s	
=	a) R _{θJA} = 40°(1in ² pad of	CW when mounted on a 2 oz copper		b) R_{0JA} = 96°C/W when mount on a minimum pad.	
Scale 1 : 1 on letter size paper					
2. Pulse Test: Pulse Width < 300µs, Duty C	Cycle < 2.0%				
3. Maximum current is calculated as:	$\sqrt{\frac{P_D}{R_{DS(ON)}}}$				
where P_D is maximum power dissipation		$_{DS(on)}$ is at $T_{J(max)}$ and $V_{GS} = 10$. Package current lim	itation is 21A	
				FDD66	80S Rev D (W)



FDD6680S Rev D (W)

FDD6680S



FDD6680S

FDD6680S Rev D (W)

Typical Characteristics (continued)

SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 12 shows the reverse recovery characteristic of the FDD6680S.






Figure 12. FDD6680S SyncFET body diode reverse recovery characteristic.

For comparison purposes, Figure 13 shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDD6680).





Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 14. SyncFET body diode reverse leakage versus drain-source voltage and temperature.



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DOME™ E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series[™] FAST[®]

FASTr™ GlobalOptoisolator™ GTO™ HiSeC™ **ISOPLANAR™** MICROWIRE™ OPTOLOGIC™ **OPTOPLANAR™** PACMAN™ POP™

PowerTrench[®] QFET™ QS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER® SMART START™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8

SyncFET™ TinyLogic™ UHC™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	1	Rev G