

## ■ OVERVIEW

The SM5624N Series is a range of quartz oscillator module ICs fabricated using NPC's original molybdenum-gate CMOS technology. Each IC consists of a low-voltage, low-current oscillator circuit and output buffer. The ICs incorporate oscillation capacitors having excellent frequency characteristics, and thus ensures stable oscillation of a quartz fundamental wave without connecting any external components.


## ■ FEATURES

- Up to 30 MHz frequency
- Fundamental wave
- Design optimized for a supply voltage of 2.7 to 3.6 V (operating voltage 2.7 to 5.5V)
- Built-in feedback resistor in inverter amplifier
- Chip form
- Molybdenum-gate CMOS construction
- Low current consumption
- Built-in oscillation capacitors CG and CD
- Output tristate function
- Low current consumption
- Standby function (Standby: oscillation stop, output high impedance).

## ■ PIN DESCRIPTION

Name	Function
XT	Oscillation input
XT̄	Oscillation output
INH	"L": oscillation stop, output hihg impedance, internal pull-up resistor (Pull-up resistance changes to limit the standby current)
V <sub>DD</sub>	Supply voltage
V <sub>SS</sub>	Ground
Q	Output pin

## ■ BLOCK DIAGRAM



## ■ SERIES LINEUP

Version	Output
SM5624 N1	f <sub>o</sub>
N3	f <sub>o</sub> /2
N5	f <sub>o</sub> /4
N7	f <sub>o</sub> /8

f<sub>o</sub>: fundamental frequency

## ■ ABSOLUTE MAXIMUM RATINGS

(V<sub>SS</sub> = 0V)

Item	Symbol	Rating	Unit
Supply voltage	V <sub>DD</sub>	-0.5 to +7.0	V
Input voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
Output voltage	V <sub>OUT</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
Storage temperature	T <sub>STG</sub>	-65 to +150	°C
Output current	I <sub>OUT</sub>	25	mA

## ■ RECOMMENDED OPERATING CONDITIONS

(V<sub>SS</sub> = 0V)

Item	Symbol	MIN	TYP	MAX	Unit
Supply voltage	V <sub>DD</sub>	2.7		3.6	V
Input voltage	V <sub>IN</sub>	V <sub>SS</sub>		V <sub>DD</sub>	V
Operating temperature	T <sub>OPR</sub>	-20		+80	°C

## ■ ELECTRICAL CHARACTERISTICS

( $V_{DD} = 2.7$  to  $5.5V$ ,  $V_{SS} = 0V$  and  $T_a = -20$  to  $+80^\circ C$  unless otherwise noted.)

ITEM	SYMBOL	CONDITIONS		LIMITS			UNIT
				MIN	TYP	MAX	
H-level output voltage	$V_{OH}$	Q pin, Fig. 1	$V_{DD}=4.5V$ , $I_{OH}=16.0mA$	4.0	4.2		V
			$V_{DD}=2.7V$ , $I_{OH}=8mA$	2.2	2.4		
L-level output voltage	$V_{OL}$	Q pin, Fig. 1	$V_{DD}=4.5V$ , $I_{OL}=16.0mA$		0.3	0.4	V
			$V_{DD}=2.7V$ , $I_{OL}=8mA$		0.3	0.4	
H-level input voltage	$V_{IH}$	$\bar{INH}$ pin		0.7 $V_{DD}$			V
L-level input voltage	$V_{IL}$	$\bar{NH}$ pin				0.3 $V_{DD}$	V
Current consumption	$I_{DD1}$	Fig. 2 $\bar{INH}$ =OPEN $C_L=15pF$ , $f=30MHz$ , $V_{DD}=3\pm0.3V$	SM5624N1		6	12	mA
			SM5624N3		4	8	
			SM5624N5		3	6	
			SM5624N7		2	4	
		Fig. 2 $\bar{INH}$ =OPEN $C_L=15pF$ , $f=30MHz$ , $V_{DD}=5\pm0.5V$	SM5624N1		12	24	
			SM5624N3		8	16	
			SM5624N5		6	12	
			SM5624N7		5	10	
Standby current	$I_{ST}$	Fig. 2, $\bar{INH}="L"$	$V_{DD}=3\pm0.3V$		1.5	6	$\mu A$
			$V_{DD}=5\pm0.5V$		4	15	
INH pin pull-up resistance	$R_{UP1}$	Fig. 3	$\bar{INH}=V_{SS}$ , $V_{DD}=3.6V$	2		15	$M\Omega$
	$R_{UP2}$		$\bar{INH}=2.7V$ , $V_{DD}=3.6VV$	50		300	$k\Omega$
Feedback resistance	$R_f$	Fig. 4		1.0		10	$M\Omega$
Internal capacitor	$C_G$	Design value		18	20	22	$pF$
	$C_D$			18	20	22	

## ■ SWITCHING CHARACTERISTICS

$V_{SS} = 0V$  and  $T_a = -20$  to  $+80^\circ C$  unless otherwise noted.

ITEM	SYMBOL	CONDITIONS		LIMITS			UNIT
				MIN	TYP	MAX	
Output rise time	$T_{rl}$	Fig. 5 $0.1V_{DD}$ to $0.9V_{DD}$	$V_{DD}=5\pm0.3V$ , $C_L=15pF$	2	4		ns
	$T_{r2}$		$V_{DD}=5\pm0.5V$ , $C_L=15pF$	1.5	3		
	$T_{r3}$		$V_{DD}=5\pm0.3V$ , $C_L=30pF$	3	6		
	$T_{r4}$		$V_{DD}=5\pm0.5V$ , $C_L=50pF$	4	8		
Output fall time	$T_{rf}$	Fig. 5 $0.9V_{DD}$ to $0.1V_{DD}$	$V_{DD}=5\pm0.3V$ , $C_L=15pF$	2	4		ns
	$T_{f2}$		$V_{DD}=5\pm0.5V$ , $C_L=15pF$	1.5	3		
	$T_{f3}$		$V_{DD}=5\pm0.3V$ , $C_L=30pF$	3	6		
	$T_{f4}$		$V_{DD}=5\pm0.5V$ , $C_L=50pF$	4	8		
Output duty cycle	$DUTY$	Fig. 5, $C_L=15pF$ $f=30MHz$ , $T_a=25^\circ C$	$V_{DD}=3.0V$	45		55	%
			$V_{DD}=5.0V$	40		60	
Output disable delay time	$T_{PLZ}$	Fig. 5, $T_a=25^\circ C$ , $V_{DD}=3.0V$ , load $C_L \leq 30pF$				150	ns
Output enable delay time	$T_{PZL}$					150	
Operating frequency	$f$	Fig. 5, $C_L=15pF$ , $V_{DD}=2.7$ to $5.5V$ , *1		30			MHz

\* 1: Guaranteed by the lot monitoring

## ■ MEASURING CIRCUIT




Figure 1




Figure 2




Figure 3




Figure 4






Figure 5


## ■ SWITCHING TIME MEASURING WAVEFORM



## ■ OUTPUT DUTY CYCLE TIME




## ■ OUTPUT DISABLE DELAY TIME, OUTPUT ENABLE DELAY TIME



$\overline{INH}$  input waveform  $T_r=T_f$  10 ns or less

## ■ PAD LAYOUT



Chip size: 0.89 × 1.28mm

Chip thickness: 400±30 μm

Check back surface: V<sub>DD</sub> level

\* □□ version name

## ■ PAD COORDINATES (Unit: μm)

Pin name	X	Y
INH	170	183
XT	360	183
XT	550	183
V <sub>ss</sub>	740	183
Q	743	1133
V <sub>DD</sub>	136	1133