Linear IC Converter

CMOS

D/A Converter for Digital Tuning (12-channel, 8-bit, on-chip OP amp, low-voltage)

MB88346L

DESCRIPITON

The Fujitsu MB88346L is an 8-bit D/A converter capable of low-voltage operation, and designed with a built-in amp on each of its 12 analog output lines for large-current drive capability.

The use of serial data input means that only three control lines are required, and enables cascade connection of multiple MB88346L chips.


The MB88346L is suitable for applications such as electronic volume controls and replacement of semi-fixed resistors in tuning systems.

In addition, the MB88346L is both function-compatible and pin-compatible with the MB88346B now in use, allowing easy substitution of the MB88346L for reduced supply voltage.


FEATURES

- Low voltage operation (Vcc/Vbb: 2.7 to 3.6 V)
- Ultra-low power consumption (0.5 mW/ch at Vcc = 3 V)
- Ultra-compact space-saving package lineup (SSOP-20)
- Contains 12-channel R-2R type 8-bit D/A converter
- On-chip analog output amps (sink current max. 1.0 mA, source current max. 1.0 mA)
- Analog output range from 0 to Vcc
- Two separate power supply/ground lines for MCU interface block/operational amplifier output buffer block and D/A converter block
- Serial data input, maximum operating speed 2.5 MHz
- (maximum operating speed in cascade connection is 1.5 MHz)
- CMOS process
- Package lineup includes DIP 20-pin, SOP 20-pin, SSOP 20-pin.

PACKAGES




■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin No.	Symbol	I/O	Function
17	DI	I	Serial address/data input to the internal 12-bit shift register: The address/data format is that upper 4 bits (D11 to D8) indicate an address and lower 8 bits (D7 to D0) indicate data. The D11 (MSB) is the first-in bit and D0 (LSB) is the last-in bit.
14	DO	0	Outputs MSB bit data from 12-bit shift register.
16	CLK	I	Shift clock input to the internal 12-bit shift register: At the rising edge of CLK data on the DI pin is shifted into the LSB of the shift register and contents of the shift register are shifted right (to the MSB).
15	LD	I	Load strobe input for a 12-bit address/data: A high level on the LD pin latches a 4-bit address (upper 4 bits: D11 to D8) of the internal 12-bit shift register into the internal address decoder, and writes 8-bit data (lower 8 bits: D7 to D0) of the shift register into an internal data latch selected by the latched address.
18 19 2 3 4 5 6 7 8 9 12 13	AO1 AO2 AO3 AO4 AO5 AO6 AO7 AO8 AO9 AO10 AO11 AO11	0	8-bit D/A output pins with OP amps.
11	Vcc	—	MCU interface and OP amp power supply pin.
20	GND	_	MCU interface and OP amp ground pin.
10	Vdd		D/A converter power supply pin.
1	Vss	_	D/A converter ground pin.

■ BLOCK DIAGRAM




■ DATA CONFIGURATION

The MB88346L has a 12-bit shift register for chip control functions. The 12-bit shift register must be used to set up data in the configuration shown below.

The data configuration has a total of 12 bits, four for address selection and eight for D/A data output.

1. Shift Register Control Data Configuration



2. D/A Converter Control Signals

D0	D1	D2	D3	D4	D5	D6	D7	D/A data output
0	0	0	0	0	0	0	0	≅Vss
1	0	0	0	0	0	0	0	\cong VLB+ VSS
0	1	0	0	0	0	0	0	\cong VLB \times 2 + VSS
:	•	•	•	•	•	•	•	:
•	•	•	•	•	•	•	•	•
0	1	1	1	1	1	1	1	\cong VLB \times 254 + VSS
1	1	1	1	1	1	1	1	$\cong VDD$


 $V_{LB} = (V_{DD} - V_{SS})/255$

3. Address Selection Signals


D8	D9	D10	D11	Address selection
0	0	0	0	Don't Care
0	0	0	1	AO1 selection
0	0	1	0	AO ₂ selection
0	0	1	1	AO ₃ selection
0	1	0	0	AO ₄ selection
0	1	0	1	AO ₅ selection
0	1	1	0	AO ₆ selection
0	1	1	1	AO7 selection
1	0	0	0	AO ₈ selection
1	0	0	1	AO ₉ selection
1	0	1	0	AO ₁₀ selection
1	0	1	1	AO11 selection
1	1	0	0	AO ₁₂ selection
1	1	0	1	Don't Care
1	1	1	0	Don't Care
1	1	1	1	Don't Care

■ OPERATING DESCRIPTION

1. Timing Chart for Data Condition Setup



2. Analog Output Voltage Range



■ ABSOLUTE MAXIMUM RATINGS

Prameter	Symbol	Condition	Rat	Unit	
Frameler	Symbol	Condition	Min.	Max.	Unit
Dowor oupply voltage	Vcc		-0.3	+7.0	V
Power supply voltage	Vdd*	GND used as reference,	-0.3	+7.0	V
Input voltage	Vin	Ta = 25°C	-0.3	Vcc + 0.3	V
Output voltage	Vout		-0.3	Vcc + 0.3	V
Power consumption	PD	—	_	250	mW
Operating temperature	Та	—	-20	+85	°C
Storage temperature	Tstg	—	-55	+150	°C

* : Vcc ≥Vdd

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Prameter	Symbol	Condition		Unit		
Frameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power supply voltage 1	Vcc	—	2.7	—	3.6	V
Fower supply voltage 1	GND	—	—	0	—	V
Power supply voltage 2	Vdd	Vpp – Vss ≥ 2.0 V	2.0	—	Vcc	V
Power supply voltage 2	Vss	$VDD = VSS \ge 2.0 V$	GND	—	Vcc - 2.0	V
Analog output source current	IAL	Vcc = 3.0 V	—	—	1.0	mA
Analog output sink current	Іан	Vcc = 3.0 V	—	—	1.0	mA
Oscillator limiting output capacity	CAL	—	_	—	0.1	μF
Digital data value range	—	—	#00	—	#FF	—
Operating temperature	Та	_	-20	—	+85	°C

■ RECOMMENDED OPERATING CONDITIONS

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(1) Digital Block

	(VDD, VCC = +2.7 V to 3.6 V (VCC ≥ VDD), GND = Vss = 0 V, Ta = -20°C to +85°C)								
Bromotor	Symbol	Pin	Condition		11-14				
Prameter	Symbol		Condition	Min.	Тур.	Max.	Unit		
Power supply voltage	Vcc		—	2.7	3.0	3.6	V		
Power supply current 1	lcc	Vcc	Stationary (CLK signal stopped), no load	—	1.2	3.0	mA		
Input leak current	lilk		VIN = 0 to Vcc	-10	_	10	μΑ		
L level input voltage	VIL	CLK, DI, LD	—	—	_	0.2 Vcc	V		
H level input voltage	Vін		—	0.8 Vcc	_	—	V		
L level output voltage	Vol	DO	lo∟ = 2.5 mA	—	_	0.4	V		
H level output voltage	Vон		Іон = -400 μА	Vcc - 0.4	—	—	V		


(2) Analog Block 1

(VDD, VCC = +2.7 V to 3.6 V (VCC \ge VDD), GND = Vss = 0 V, Ta = -20°C to +85°C)

Prameter	Symbol	Pin	Condition		Unit		
Fidilietei	Symbol		Condition	Min.	Тур.	Max.	Unit
Power consumption	ldd	Vdd	Maximum setting value from #00 to #FF	—	0.6	1.5	mA
	Vdd	Vdd	Vpp – Vss > 2.0	2.0	_	Vcc	V
Analog voltage	Vss	Vss	VDD − VSS ≥ 2.0	GND	_	Vcc - 2.0	V
Resolution	Res		—	—	8	—	bits
Monotonic increase	Rem	AO1 to	$V_{DD} \le V_{CC} - 0.1 \text{ V},$ $V_{SS} \ge 0.1 \text{ V}, \text{ no load}$	—	8	—	bits
Nonlinearity error	LE	AO12		-1.5	_	1.5	LSB
Differential linearity error	Dle			-1.0	_	1.0	LSB

Deviation (error) in input/output curves with respect to an ideal straight line connecting Nonlinearity error: output voltage at "00" and output voltage at "FF."

Differential linearity error: Deviation (error) in amplification with respect to theoretical increase in amplification per 1-bit increase in digital value.




(3) Analog Block 2

(VDD, VCC = +2.7 V to 3.6 V (VCC \ge VDD), GND = Vss = 0 V, Ta = -20°C to +85°C)


Dromotor	Symbol	Dim			Value			
Prameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	
Output minimum voltage 1	VAOL1		$\label{eq:VDD} \begin{array}{l} V_{DD} = V_{CC} = 3.0 \ V, \\ V_{SS} = GND = 0.0 \ V, \\ I_{AL} = 0 \ \muA \\ Digital \ data = \#00 \end{array}$	Vss	_	Vss + 0.1	V	
Output minimum voltage 2	VAOL2		$\label{eq:VDD} \begin{array}{l} V_{\text{DD}} = V_{\text{CC}} = 3.0 \text{ V},\\ V_{\text{SS}} = GND = 0.0 \text{ V},\\ I_{\text{AL}} = 500 \ \muA\\ \textbf{Digital data} = \#00 \end{array}$	Vss - 0.2	Vss	Vss + 0.2	V	
Output minimum voltage 3	VAOL3		$\label{eq:VD} \begin{array}{l} V_{\text{DD}} = V_{\text{CC}} = 3.0 \text{ V},\\ V_{\text{SS}} = G_{\text{ND}} = 0.0 \text{ V},\\ I_{\text{AH}} = 500 \ \mu\text{A}\\ \textbf{Digital data} = \#00 \end{array}$	Vss	_	Vss + 0.2	V	
Output minimum voltage 4	VAOL4		$\label{eq:VDD} \begin{array}{l} V_{\text{DD}} = V_{\text{CC}} = 3.0 \text{ V},\\ V_{\text{SS}} = GND = 0.0 \text{ V},\\ I_{\text{AL}} = 1.0 \text{ m}A\\ \textbf{Digital data} = \#00 \end{array}$	Vss – 0.3	Vss	Vss + 0.3	V	
Output minimum voltage 5	VAOL5	AO₁ to	$V_{DD} = V_{CC} = 3.0 \text{ V},$ $V_{SS} = GND = 0.0 \text{ V}$ $I_{AH} = 1.0 \text{ mA}$ Digital data = #00	Vss	_	Vss + 0.3	V	
Output maximum voltage 1	Vaoh1	AO ₁₂	$\label{eq:VDD} \begin{array}{l} V_{DD} = V_{CC} = 3.0 \ V, \\ V_{SS} = GND = 0.0 \ V, \\ I_{AL} = 0 \ \muA \\ Digital \ data = \#FF \end{array}$	Vdd - 0.1	_	Vdd	V	
Output maximum voltage 2	Vaoh2		$\label{eq:VDD} \begin{array}{l} V_{DD} = V_{CC} = 3.0 \text{ V},\\ V_{SS} = GND = 0.0 \text{ V},\\ I_{AL} = 500 \ \muA\\ Digital \ data = \#FF \end{array}$	Vdd - 0.2	_	Vdd	V	
Output maximum voltage 3	Vаонз		$\label{eq:VDD} \begin{array}{l} V_{DD} = V_{CC} = 3.0 \text{ V},\\ V_{SS} = GND = 0.0 \text{ V},\\ I_{AH} = 500 \ \muA\\ Digital \ data = \#FF \end{array}$	Vdd - 0.2	Vdd	Vdd + 0.2	V	
Output maximum voltage 4	Vаон4		$V_{DD} = V_{CC} = 3.0 \text{ V},$ $V_{SS} = GND = 0.0 \text{ V},$ $I_{AL} = 1.0 \text{ mA}$ Digital data = #FF	Vdd - 0.3	_	Vdd	V	
Output maximum voltage 5	Vaoh5		$V_{DD} = V_{CC} = 3.0 V,$ $V_{SS} = GND = 0.0 V,$ $I_{AH} = 1.0 mA$ Digital data = #FF	Vdd - 0.3	Vdd	Vdd + 0.3	V	

2. AC Characteristics


	(VDD, VCC = +2.	7 V to 3.6 V (Vcc \geq Vod), GNE	0 = Vss = 0 V	′, Ta = −20°C	to +85°C)
Prameter	Symbol	Condition	Va	Unit	
Fidilielei	Symbol	Condition	Min.	Max.	Unit
Clock L level pulse width	tcĸ∟	—	200	—	ns
Clock H level pulse width	tскн	—	200	—	ns
Clock rise time Clock fall time	tCr tCf	_	_	200	ns
Data setup time	tdcн	—	30	—	ns
Data hold time	tснр	—	60	—	ns
Load setup time	t CHL	—	200	—	ns
Load hold time	tLDC	—	100	—	ns
Load H level pulse width	tldh	—	100	—	ns
Data output delay time	tdo	See "• Load condition 1"	70	600	ns
D/A output settling time	tldd	See "• Load condition 2"		300	μs




• Input/output timing



■ VAO VS. IAO CHARACTERISTICS: EXAMPLE



MB88346L




■ ORDERING INFORMATION


Part number	Package	Remarks
MB88346LP	20-pin Plastic DIP (DIP-20P-M02)	
MB88346LPF	20-pin Plastic SOP (FPT-20P-M01)	
MB88346LPFV	20-pin Plastic SSOP (FPT-20P-M03)	


MB88346L

■ PACKAGE DIMENSIONS



MB88346L





FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0001 © FUJITSU LIMITED Printed in Japan