MITSUBISHI MICROCOMPUTERS

3810 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 3810 group is 8-bit microcomputer based on the 740 family core technology.

The 3810 group is designed mainly for VCR control, and include four 8-bit timers, a PWM function, and a 4-bit comparator circuit.

The various microcomputers in the 3810 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

For details on availability of microcomputers in the 3810 group, refer to the section on group expansion.


FEATURES


	EATURES
•	Basic machine-language instructions 71
•	The minimum instruction execution time $\cdots 0.95\mu s$
	(at 4.19MHz oscillation frequency)
•	Memory size
	ROM ······ 4K to 32K bytes
	RAM192 to 1024 bytes
•	Programmable input/output ports 27


High-breakdown-voltage output ports · · · · 28
• Interrupts ······· 11 sources, 11 vectors
• Timers 8-bit×4
 Serial I/O ······8-bit×2 (Clock-synchronized)
PWM output circuit14-bit×1
Comparator circuit 4-bitX1
2 Clock generating circuit
Clock (X _{IN} -X _{OUT})Internal feedback resistor
Sub-clock (X _{CIN} -X _{COUT})Without internal feedback resistor
Power source voltage
In high-speed mode ······4.0 to 5.5V
In low-speed mode ······2.8 to 5.5V
Power dissipation
In high-speed mode ······25mW
(at 4.19MHz oscillation frequency)
In low-speed mode ······ 300 μ W
(at 32kHz oscillation frequency)
Operating temperature range · · · · · · · · · · · · · · · · · · ·

APPLICATIONS

VCRs, tuners, musical instruments, office automation, etc.








PIN DESCRIPTION

Pin	Name	Function	Function expent a port function				
V _{CC} , V _{SS}	Power source	Amphicultura of 4.0 to 5.5 May V	Function except a port function				
VCC, VSS	Fower source	Apply voltage of 4.0 to 5.5V to V _{CC} , and 0V to V _{SS} .					
V _{EE}	Pull-down power input	 Applies voltage supplied to pull-down resistors of ports P0, P1, P2₀-P2₃, and P3. 					
RESET	Reset input	Reset input pin for active "L"					
X _{IN}	Clock input	 Input and output signals for the clock generating circuit. It consist of internal feedback resistor. Connect a ceramic resonator or quartz-crystal oscillator between the X_{IN} and X_{OUT} pins to set the oscillation fre- 					
X _{OUT}	Clock output	quency. If an external clock is used, connect the clock source to the This clock is used as the oscillating source of system clock.					
X _{CIN}	Sub clock input	Input and output signals for the internal sub-clock general It consist of without internal feedback resistor. Connect a ceramic resonator or quartz-crystal oscillator.					
X _{COUT}	Sub clock output	pins. • If an external clock is used, connect the clock source to the clock can also be used as the oscillating source of sy	he X_{CIN} pin and leave the X_{COUT} pin open.				
P0 ₀ -P0 ₇	Output port P0	8-bit output port. The output structure is high-breakdown-voltage P-channe	l open-drain with internal pull-down resistors connected be				
P1 ₀ -P1 ₇	Output port P1	tween the output and the V_{EE} pin. • At reset this port is set to V_{EE} pin level.					
P2 ₀ -P2 ₃	Output port P2	4-bit output port with the same function as port P0.					
P2 ₄ -P2 ₇	I/O port P2	4-bit I/O port. I/O direction register allows each pin to be individually programmed as either input or output. At reset this port is set to input mode. TTL input level CMOS 3-state output					
P3 ₀ -P3 ₇	Output port P3	8-bit output port with the same function as port P0.					
P4 ₀ /INT ₀	Input port P4 ₀	• 1-bit CMOS input pin.	External interrupt input pins				
P4 ₁ /INT ₁ , P4 ₂ /INT ₂	I/O port P4	 7-bit CMOS I/O port with the same function as port P2₄-P2₇ CMOS compatible input level. 					
P4 ₃ , P4 ₄							
P4 ₅ /CNTR	•		Timer 4 input pin				
P4 ₆							
P4 ₇ /T _{OUT}		Timer 3 output pin					
P5 ₀ /S _{IN1} , P5 ₁ /S _{OUT1} ,	I/O port P5	8-bit CMOS I/O port with the same function as port P2 ₄ - P2 ₇ . CMOS compatible input level					
P5 ₂ /S _{CLK1} ,							
P5 ₃ /S _{RDY1}		N-channel open-drain output					
P5 ₄ /S _{IN2} , P5 ₅ /S _{OUT2} ,		Keep the input voltage of this port between 0V and V _{CC} . Serial I/O2 I/O pins					
		<u> </u>					

PIN DESCRIPTION

Pin	Name Function				
		Toricadii	Function except a port function		
P6 ₀ /PWM	I/O port P6	8-bit CMOS I/O port with the same function as port P2 ₄ -P2 ₇ .	• 14-bit PWM output pin		
P6 ₁ -P6 ₅		CMOS compatible input level.			
P6 ₆ /AN			Comparator input pin		
P6 ₇					


PART NUMBERING



GROUP EXPANSION

Mitsubishi plans to expand the M3810x group as follows:

(2)	Packages	
	64P4B	···· Shrink plastic molded DIP
	64P6N-A	·····Plastic molded QFP
	64S1B-E	····· Shrink ceramic DIP
	64D0 ·····	····· Ceramic LCC



The development schedule and other details of products under development may be revised without notice. Currently supported products are listed below.

As of May 1996

Product name	(P) ROM size (bytes)	RAM size (bytes)	Package	Remarks	
M38102M4-XXXSP	401/	6		Mask ROM version	
M38102M4-XXXFP	16K	004	64P6N-A	Mask ROM version	
M38102M5-XXXSP	2014	384		P4B Mask ROM version	
M38102M5-XXXFP	20K		64P6N-A	Mask ROM version	
M38103M6-XXXSP				Mask ROM version	
M38103E6-XXXSP	·	512	64P4B	One Time PROM version	
M38103E6SP				One Time PROM version (blank)	
M38103M6-XXXFP	7		64P6N-A	Mask ROM version	
M38103E6-XXXFP	24K			One Time PROM version	
M38103E6FP	T .			One Time PROM version (blank)	
M38103E6SS	7		64S1B-E	EPROM version	
M38103E6FS			64D0	EPROM version	

FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The 3810 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the SERIES 740 (Software) User's Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:

The FST and SLW instruction cannot be used.

The STP, WIT, MUL, and DIV instruction can be used.

CPU Mode Register

The CPU mode register is allocated at address 003B₁₆. The CPU mode register contains the stack page selection bit and the internal system clock selection bit.




Fig. 1 Structure of CPU mode register

MEMORY

Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

The 256 bytes from addresses 0000_{16} to $00FF_{16}$ are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

The 256 bytes from addresses $FF00_{16}$ to $FFFF_{16}$ are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 2 Memory map diagram

mitsubishi microcomputers 3810 Group

000016	Port P0 (P0)	002016		
000116		002116		
000216	Port P1 (P1)	002216		
000316		002316		
000416	Port P2 (P2)	002416	Timer 1 (T1)	
000516	Port P2 direction register (P2D)	0025 ₁₆	Timer 2 (T2)	
000616	Port P3 (P3)	002616	Timer 3 (T3)	
000716		002716	Timer 4 (T4)	
000816	Port P4 (P4)	002816	Timer 12 mode register (T12M)	
	Port P4 direction register (P4D)	002916	Timer 34 mode register (T34M)	
	Port P5 (P5)	002A ₁₆		
000B ₁₆	Port P5 direction register (P5D)	002B ₁₆		
	Port P6 (P6)	002C ₁₆		
	Port P6 direction register (P6D)	002D ₁₆		
000E ₁₆		002E ₁₆	1 Will Togister (lower) (PWINL)	
000F ₁₆		002F ₁₆		
001016		0030 ₁₆	Comparator register (CMP)	
001116		003116	Comparator register (CIVIF)	
001216		003216		
001316		003316		
001416		003416		
001516		003516		
001616		003616	****	
001716		003716		
0018 ₁₈		003816	High-breakdown-voltage port control register (HVPC)	
001916	Serial I/O1 control register (SIO1CON)	003916	The second voting part control togoter (1141 O)	
001A ₁₆		003A ₁₆	Interrupt edge selection register (INTEDGE)	
001B ₁₆	Serial I/O1 register (SIO1)		CPU mode register (CPUM)	
001C ₁₆			Interrupt request register 1 (IREQ1)	•
001D ₁₆	Serial I/O2 control register (SIO2CON)	003D ₁₆	Interrupt request register 2 (IREQ2)	
001E ₁₆		003E ₁₆	Interrupt control register 1 (ICON1)	
001F ₁₆	Serial I/O2 register (SIO2)		Interrupt control register 2 (ICON2)	

Fig. 3 Memory map of special function register (SFR)

I/O PORTS Direction Registers

The 3810 group has 27 programmable I/O pins arranged in four I/O ports (ports P2₄—P2₇, P4₁—P4₇, P5, and P6). The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

High-Breakdown-Voltage Output Ports

The 3810 group has four ports with high-breakdown-voltge pins (ports P0, P1, P2 $_0$ — P2 $_3$, and P3). The high-breakdown-voltage ports have P-channel open-drain output with a breakdown voltage of $V_{\rm CC}$ —40V. Each pin has an internal pull-down resistor connected to $V_{\rm EE}$. At reset, the P-channel output transistor of each port latch is turned off, so becomes $V_{\rm EE}$ level ("L") by the pull-down resistor.

Writing "1" to bit 0 of the high-breakdown-voltage port control register (address 0038₁₆) slows the transition of the output transistors to reduce transient noise. At reset, bit 0 of the high-breakdown-voltage port control register is set to "0" (strong drive).

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagran No.
P0 ₀ -P0 ₇	Port P0	Output	High-breakdown-voltage P- channel open-drain output with pull-down resistor		High-breakdown-voltage port control register	
P1 ₀ -P1 ₇	Port P1	Output	High-breakdown-voltage P- channel open-drain output with pull-down resistor		High-breakdown-voltage port control register	(1)
P2 ₀ -P2 ₃	Port P2	Output	High-breakdown-voltage P- channel open-drain output with pull-down resistor		High-breakdown-voltage port control register	
P2 ₄ -P2 ₇		Input/output, individual bits	TTL level input CMOS 3-state output			(2)
P3 ₀ -P3 ₇	Port P3	Output	High-breakdown-voltage P- channel open-drain output with pull-down resistor		High-breakdown-voltage port control register	(1)
P4 ₀ /INT ₀		Input	CMOS compatible input level	External interrupt	Interrupt edge selection	(3)
P4 ₁ /INT ₁ , P4 ₂ /INT ₂		Port P4 Input/output, individual bits CMOS compatible inpulevel CMOS 3-state outp	CMCS associated in the	input	register	(4)
P4 ₃ , P4 ₄	Port P4		' ' 1			(2)
P4 ₅ /CNTR				Timer 4 input	Timer 34 mode register	(4)
P4 ₆						(2)
P4 ₇ /T _{OUT}				Timer 3 output	Timer 34 mode register	(5)
P5 ₀ /S _{IN1} , P5 ₁ /S _{OUT1} ,			CMOS assessible issue	Serial I/O1 function I/O	Serial I/O1 control register	(6)
P5 ₂ /S _{CLK1} ,		Input/output,	CMOS compatible input			(8)
P5 ₃ /S _{RDY1} P5 ₄ /S _{IN2} ,	Port P5	individual bits	N-channel open-drain			(6)
P5 ₅ /S _{OUT2} ,		marridadi bits	output		Serial I/O2 control register	
P5 ₆ /S _{CLK2} ,				Serial I/O2 function I/O		(7)
P57/S _{RDY2}						(8)
P6 ₀ /PWM		Input/output,	CMOS compatible input	14-bit PWM output	PWM control register PWML register PWMH register	(9)
P6 ₁ -P6 ₅	Port P6	individual bits	level		<u> </u>	(2)
P6 ₆ /AN			CMOS 3-state output	Comparator input	Comparator register	(10)
P6 ₇						(2)

Note 1. For details of how to use double-function ports as function I/O ports, refer to the applicable sections.

^{2.} Make sure that the input level at each pin is either 0V or V_{CC} during execution of the STP instruction. If an input level is at an intermediate potential, a current will flow through the input-stage gate.




Fig. 4 Port block diagram (1)




Fig. 5 Port block diagram (2)

INTERRUPTS

Interrupts occur by eleven sources: four external, six internal, and one software.

Interrupt Control

Each interrupt is controlled by its interrupt request bit, its interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0". Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software.

The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt.

When several interrupts occur at the same time, the interrupts are received according to priority.

Interrupt Operation

When an interrupt is received, the contents of the program counter and processor status register are automatically stored into the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

Notes on Use

When the active edge of an external interrupt (INT₀-INT₂, CNTR) is changed or when switching interrupt sources in the same vector address, the corresponding interrupt request bit may also be set. Therefore, please take following sequence;

- (1) Disable the external interrupt which is selected.
- (2) Change the active edge selection.
- (3) Clear the interrupt request bit which is selected to "0".
- (4) Enable the external interrupt which is selected.

Table 1. Interrupt vector addresses and priority

Interrupt source	Driority	Priority Vector addresses (Note 1) High Low		Interrupt request		
interrupt source	Friority			generating conditions	Remarks	
Reset (Note 2)	1	FFFD ₁₆	FFFC ₁₆	At reset	Non-maskable	
INT ₀	2	FFFB ₁₆	FFFA ₁₆	At detection of either rising or falling edge of INT ₀ input	External interrupt (active edge selectable)	
INT ₁	3	FFF9 ₁₆	FFF8 ₁₆	At detection of either rising or falling edge of INT ₁ input selectable)		
INT ₂	4	FFF7 ₁₈	FFF6 ₁₆	At detection of either rising or falling edge of INT ₂ input	External interrupt (active edge selectable)	
Serial I/O1	5	FFF5 ₁₆	FFF4 ₁₆	At completion of serial I/O1 data transfer	Valid when serial I/O1 is selected	
Serial I/O2	6	FFF3 ₁₆	FFF2 ₁₆	At completion of serial I/O2 Valid when serial I/O2 is se		
Timer 1	7	FFF1 ₁₆	FFF0 ₁₆	At timer 1 underflow		
Timer 2	8	FFEF ₁₆	FFEE ₁₆	At timer 2 underflow	STP release timer underflow	
Timer 3	9	FFED ₁₆	FFEC ₁₆	At timer 3 underflow		
Timer 4	10	FFEB ₁₆	FFEA ₁₆	At timer 4 underflow		
CNTR	11	FFE9 ₁₆	FFE8 ₁₆	At detection of either rising or falling edge of CNTR input selectable)		
BRK instruction	12	FFDD ₁₆	FFDC ₁₆	At BRK instruction execution	Non-maskable software inter- rupt	

Note 1. Vector addresses contain interrupt jump destination addresses.

^{2.} Reset function in the same way as an interrupt with the highest priority.




Fig. 6 Interrupt control




Fig. 7 Structure of interrupt-related registers

TIMERS

The 3810 group has four built-in timers: time 1, timer 2, timer 3, and timer 4. All timers are count down. When the timer reaches " 00_{16} ", at the next count pulse the contents of the corresponding timer latch is loaded into the timer, and sets the corresponding interrupt request bit to 1. Each timer also has a stop bit that stops the count of that timer when it is set to "1".

Note that the system clock ϕ can be set to either high-speed mode or low-speed mode by the CPU mode register.

Timer 1 and Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register.

When the chip is reset or the STP instruction is executed, all bits of the timer 12 mode register are cleared, timer 1 is set to "FF₁₆", and timer 2 is set to "01₁₆".

Timer 3 and Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register.

Timer 3 can also output a rectangular waveform from the $P4_7/T_{OUT}$ pin. The waveform changes polarity each time timer 3 underflows.

The external clock CNTR counts rising edge.




Fig. 8 Structure of timer-related registers




Fig. 9 Timer block diagram

SERIAL I/O

The 3810 group has two built-in 8-bit clock synchronized serial I/O channels (serial I/O1 and serial I/O2). Serial I/O1 has the same function as serial I/O2.

The I/O pins of the serial I/O function also operate as I/O port P5, and their operation is selected by the serial I/O control registers (adresses 0019_{16} and $001D_{16}$).




Fig. 10 Serial I/O block diagram

[Serial I/O Control Registers] SIO1CON, SIO2CON

Each of the serial I/O control registers (addresses 0019₁₆ and 001D₁₆) contains seven bits that select various control parameters of the serial I/O function.




Fig. 11 Structure of serial I/O control registers

Operation In Serial I/O Mode

Either an internal clock or an external clock can be selected as the synchronization clock for serial I/O transfer. A dedicated divider is built-in as the internal clock, giving a choice of six clocks.

If internal clock is selected, transfer start is activated by a write signal to a serial I/O register (address $001B_{16}$ or $001F_{16}$). After eight bits have been transferred, the S_{OUT} pin goes to high impedance.

If external clock is selected, the clock must be controlled externally because the contents of the serial 1/O register continue to shift while the transfer clock is input. In this case, note that the S_{OUT} pin does not go to high impedance at the completion of data transfer. The interrupt request bit is set at the end of the transfer of eight bits, regardless of whether the internal or external clock is selected.




Fig. 12 Serial I/O timing (for LSB first)

PULSE WIDTH MODULATION (PWM) OUTPUT CIRCUIT

The 3810 group has a PWM function with a 14-bit resolution. When the oscillation frequency X_{IN} is 4MHz, the minimum resolution bit width is 500ns and the cycle period is 8192 μ s. The PWM timing generator supplies a PWM control signal based on a signal that is half the frequency of the X_{IN} clock.

The explanation in the rest of this data sheet assumes $f(X_{\text{IN}}) = 4 \text{MHz}$.




Fig. 13 PWM block diagram

(1) Data Set-up

The PWM output pin also functions as port P6₀. Set port P6₀ to be the PWM output pin by setting bit 0 of the PWM mode register (address 002B₁₆). The high-order eight bits of output data are set in the high-order PWM register PWMH (address 002C₁₆) and the low-order six bits are set in the low-order PWM register PWML (address 002D₁₆).

(2) Transfer From Register to Latch

Date written to the PWML register is transferred to the PWM latch once in each PWM period (every $8192\mu s$), and data written to the PWMH register is transferred to the PWM latch once in each sub-period (every 128µs). When the PWML register is read, the contents of the latch are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0".

Table 2. Relationship between lower 6 bits of data and period set by the ADD bit

Lower 6 Bits of Data(PWML)	Sub-periods tm Lengthened (m =0 to 63)
000000	None
000001	m=32
000010	m=16, 48
000100	m = 8, 24, 40, 56
001000	m=4,12,20,28,36,44,52,60
010000	m=2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
100000	m=1,3,5,7,,57,59,61,63

(3) PWM Operation

The timing of the 14-bit PWM function is shown in Fig. 16. The 14-bit PWM data is divided into the low-order six bits and the high-order eight bits in the PWM latch.

The high-order eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is 256 imes au (128 μ s) long. The signal is "H" for a length equal to N times τ , where τ is the minimum resolution (500ns).

The contents of the low-order six bits of data enable the lengthening of the high signal by r (500ns). As shown in Fig. 13, the six bits of PWML determine which sub-cycles are lengthened.

As shown in Fig. 16, the leading edge of the pulse is lengthened. By changing the length of specific sub-periods instead of simply changing the "H" duration, an accurate waveform can be duplicated without the use of complex external filters.

For example, if the high-order eight bits of the 14-bit data are 03₁₆ and the low-order six bits are 05₁₆, the length of the "H"-level output in sub-periods $t_8,\ t_{24},\ t_{32},\ t_{40},$ and t_{56} is 4τ , and its length 3τ in all other sub-periods.




Fig. 14 PWM timing





Fig. 15 Structure of PWM mode register



Flg. 16 14-bit PWM timing

COMPARATOR CIRCUIT Comparator Configuration

The comparator circuit consists of a switch tree, ladder resistors, a comparator, a comparator control circuit, a comparator register (address 0030_{16}), and an analog signal input pin (P6₆/AN) also functions as an ordinary digital port.

Comparator Register (CMP)

The comparator register is a 5-bit register of which bits 0 to 3 can be used to generate internal reference voltages in steps of $1/16 \ V_{CC}$. The result of the comparison between the analog input voltage and an internal reference voltage is stored in bit 4 of the comparator register.

Comparator Operation

To activate the comparator, first set port $P6_6$ to input mode by setting the corresponding direction register (address $000D_{16}$) to "0"—this ensures that port $P6_6$ /AN is used as an analog voltage input pin. Then write a digital value corresponding to the internal comparison voltage into bits 0 to 3 of the comparator register (address 0030_{16}). This write operation immediately activates the comparison. After 14 cycles of the system clock ϕ (the time required for the comparison), the comparison result is stored in bit 4 of the comparator.

If the analog input voltage is greater than the internal reference voltage, bit 4 is "1"; if it is less than the internal reference voltage, bit 4 is "0". To perform another comparison, the comparator must be written to again, even if the same internal reference voltage is to be used.

Table 3. Correspondence between bits 0 to 3 of the comparator register and internal reference voltage

Comparator register			er	latera la fara de la f
Bit 3	Bit 2	Bit 1	Bit 0	Internal reference voltage
0	0	0	0	1/32V _{cc}
0	0	0	1	1/16V _{cc} +1/32V _{cc}
0	0	1	0	2/16V _{cc} +1/32V _{cc}
0	0	1	1	3/16V _{CC} +1/32V _{CC}
0	1	0	0	4/16V _{CC} +1/32V _{CC}
0	1	0	1	5/16V _{cc} +1/32V _{cc}
0	1	1	0	6/16V _{cc} +1/32V _{cc}
0	. 1	1	1	7/16V _{cc} +1/32V _{cc}
1	0	0	0	8/16V _{oc} +1/32V _{cc}
1 .	0	0	1	9/16V _{cc} +1/32V _{cc}
1	0	. 1	0	10/16V _{CC} +1/32V _{CC}
1	0	1	1	11/16V _{CC} +1/32V _{CC}
1	1	0	0	12/16V _{cc} +1/32V _{cc}
1	1	0	1	13/16V _{cc} +1/32V _{cc}
1	1	1	0	14/16V _{cc} +1/32V _{cc}
1	1	1	1	15/16V _{CC} +1/32V _{CC}




Fig. 17 Comparator circuit

RESET CIRCUIT

After a reset, the microcomputer will start in high-speed operation start mode or low-speed operation start mode depending on a mask-programmable option.

High-Speed Operation Start Mode

In high-speed operation start mode, to reset the microcomputer occurs, the RESET pin is held at an "L" level for $2\mu s$ or more. Then is returned to an "H" level (the power source voltage should be between 4.0V and 5.5V), reset is released. Both the X_{IN} and the X_{CIN} clocks begin oscillating. In order to give the X_{IN} clock time to stabilize, internal operation begins until after 13 X_{IN} clock cycles are completed. After the reset is completed, the program starts from the address contained in address FFFD₁₆ (high-order byte) and address FFFC₁₆ (low-order byte).




Fig. 18 Poweron reset circuit example

Low-Speed Operation Start Mode

In low-speed operation start mode, to reset the microcomputer occurs, the \overline{RESET} pin is held at a "L" level for $2\mu s$ or more. Then is returned to an "H" level (the power source voltage should be between 2.8V and 5.5V). The X_{IN} clock does not begin oscillating. In order to give the X_{CIN} time to stabilize, timer 1 and timer 2 are connected together and 512 cycles of the $X_{CIN}/16$ are counted before internal operation begins. After the reset is completed, the program starts from the address contained in address FFFD₁₆ (high-order byte) and address FFFC₁₆ (low-order byte).

If the X_{CIN} clock is stable, reset will complete after approximately 250ms (assuming $f(X_{CIN})$ =32.768kHz).

Immediately after a poweron, the stability of the clock circuit will determine the reset timing and will vary according to the characteristics of the oscillation circuit used.

Note on Use

Make sure that the reset input voltage is less than 0.8V in high-speed operation start mode, or less than 0.5V in low-speed operation start mode.

		Address	Register contents		
(1)	Port P0 register	(0000 ₁₆)	0016		
(2)	Port P1 register	(0002 ₁₆)	0016		
(3)	Port P2 register	(0004 ₁₈)	0016		
(4)	Port P2 direction register	(0005 ₁₆)	0F ₁₆		
(5)	Port P3 register	(0006 ₁₆)	0016		
(6)	Port P4 register	(0008 ₁₆)	0016		
(7)	Port P4 direction register	(000916)	0016		
(8)	Port P5 register	(0 0 0 A ₁₆)	0016		
(9)	Port P5 direction register	(000B ₁₆)	0016		
(10)	Port P6 register	(000C ₁₆)	0016		
(11)	Port P6 direction register	(000D ₁₆)	0016		
(12)	Serial I/O1 control register	(001916)	0016		
(13)	Serial I/O2 control register	(0 0 1 D ₁₆)····	0016		
(14)	Timer 1 register	(002416)	FF ₁₆		
(15)	Timer 2 register	(0025 ₁₆)	01 ₁₆		
(16)	Timer 3 register	(002616)	FF ₁₆		
(17)	Timer 4 register	(002716)	FF ₁₆		
(18)	Timer 12 mode register	(002816)	0016		
(19)	Timer 34 mode register	(002916)	0016		
(20)	PWM control register	(002B ₁₆)	0016		
(21)	Comparator	(003016)	0016		
(22)	High-breakdown-voltage	(003816)	0016		
	port control register	L.			
(23)	Interrupt edge selection register	(003A ₁₆)	0016		
(24)	CPU mode register	(003B ₁₆)	* * 1 0 0 0 0 0		
(25)	Interrupt request register 1	(003C ₁₆)	0016		
(26)	Interrupt request register 2	(003D ₁₆)	0016		
(27)	Interrupt control register 1	(003E ₁₆)	0016		
(28)	Interrupt control register 2	(003F ₁₆)	0016		
(29)	Processor status register	(PS)	X X X X X 1 X X		
(30)	Program counter	(PC _H)	contents of address FFFD ₁₆		
		(PCL)	Contents of address FFFC ₁₆		
Note: *: The initial values of bits 7 and 6 of the CPU mode register are determined by a mask option. X: Undefined The contents of all other registers and RAM are undefined after a reset, so programs must set their initial values.					

Fig. 19 Internal status at reset




Fig. 20 Reset sequence in high-speed operation mode




Fig. 21 Reset sequence in low-speed operation mode

CLOCK GENERATING CIRCUIT

To supply a clock signal externally, input to the X_{IN} (X_{CIN}) pin and make the X_{OUT} (X_{COUT}) pin open. If the X_{CIN} clock is not used, connect the X_{CIN} pin to V_{SS} , and leave the X_{COUT} pin open.

Either high-speed operation start mode or low-speed operation start mode can be selected by using a mask option.

High-Speed Operation Start Mode

After reset has completed, the internal clock ϕ is half the frequency of X_{IN} . Immediately after poweron, both the X_{IN} and X_{CIN} clock start oscillating. To set the internal clock ϕ to low-speed operation mode, set bit 7 of the CPU mode register (address 003B₁₆) to "1".

Low-Speed Operation Start Mode

After reset has completed, the internal clock ϕ is half the frequency of X_{CIN} . Immediately after poweron, only the X_{CIN} clock starts oscillating. To set the internal clock ϕ to high-speed operation mode, first set bit 6 (CM₈) of the CPU mode register (address $003B_{16}$) to "0", the set bit 7 (CM₇) to "0". Note that the program must allow time for oscillation to stabilize.

Oscillation Control Stop Mode

If the STP instruction is executed, the internal clock ϕ stops at an "H" level. Timer 1 is set to "FF₁₆" and timer 2 is set to "01₁₆".

Either X_{IN} or X_{CIN} divided by 16 is input to timer 1, and the output of timer 1 is connected to timer 2. The timer 1 and timer 2 interrupt enable bits must be set to disabled ("0"), so a program must set these bits before executing a STP instruction. Oscillator restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

Wait Mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level but the oscillator itself does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

Low-Speed Mode

If the internal clock is generated from the sub-clock (X_{CIN}) , a low power consumption operation can be entered by stopping only the main clock X_{IN} . To stop the main clock, set bit 6 (CM_6) of the CPU mode register $(003B_{16})$ to "1". When the main clock X_{IN} is restarted, the program must allow enough time to for oscillation to stabilize.

Note that in low-power-consumption mode the X_{CIN} - X_{COUT} drivability can be reduced, allowing even lower power con-

sumption ($20\mu\text{A}$ with $f(X_{\text{CIN}})=32\text{kHz}$). To reduce the $X_{\text{CIN}}-X_{\text{COUT}}$ drivability, clear bit 5 (CM₅) of the CPU mode register ($003B_{16}$) to "0". At reset or when a STP instruction is executed, this bit is set to "1" and strong drivability is selected to help the oscillation to start.




Fig. 22 Ceramic resonator circuit





Fig. 23 External clock input circuit



Flg. 24 System clock generating circuit block diagram




Fig. 25 State transitions of system clock

NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupts

The contents of the interrupt request bits do not change immediately after they have been written.

After writing to an interrupt request register, execute at least one instruction before executing a BBC or BBS instruction.

Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute a ADC or SBC instruction. Only the ADC and SBC instruction yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred. Initialize the carry flag before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

Multiplication and Division Instructions

The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- the data transfer instruction (LDA, etc.)
- the operation instruction when the index X mode flag (T) is "1"
- the addressing mode which uses the value of a direction register as an index.
- the bit-test instruction (BBC or BBS, etc.) to a direction register
- the read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register

Use instructions such as LDM and STA, etc., to set the port direction registers.

Do not write "1" to bit 0 of the port P4 direction register (address 0009_{16})

Serial I/O

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing a serial I/O transfer.

When using the internal clock, set the synchronization clock to internal clock, then clear the serial I/O interrupt request bit before executing a serial I/O transfer.

Instruction Execution Timing

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the $X_{\rm IN}$ or $X_{\rm CIN}$ frequency.

At the STP Instruction Release

At the STP instruction release, all bits of the timer 12 mode register are cleared.

The X_{COUT} drivability selection bit (the CPU mode register) is set to "1" (high drive) in order to start oscillating.

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

If required, specify the following option on the Mask Confirmation Form:

· Operation start mode switching option

PROM Programming Method

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter.

Set the address of PROM programmer in the user ROM area.

Package	Name of Programming Adapter
64P4B, 64S1B	PCA4738S-64A
64P6N-A	PCA4738F-64A
64D0	PCA4738L-64A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 26 is recommended to verify programming.




Fig. 26 Programming and testing of One Time PROM version

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 7.0	· v
VEE	Pull-down power source voltage		V _{CC} -40 to V _{CC} +0.3	٧
Vi	Input voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇		-0.3 to V _{CC} +0.3	٧
V _I	Input voltage P4 ₀	All	-0.3 to V _{CC} +0.3	٧
V ₁	Input voltage RESET, X _{IN}	All voltages are based on the V _{SS} . Output transistors are cut off.	-0.3 to V _{CC} +0.3	V
V ₁	Input voltage X _{CIN}	- Output translators are cut on.	-0.3 to V _{CC} +0.3	V
Λo	Output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇		V _{cc} -40 to V _{cc} +0.3	٧
v _o	Output voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₅ , P7 ₀ -P7 ₇ , X _{OUT} , X _{COUT}		-0.3 to V _{cc} +0.3	٧
Pd	Power dissipation	T _a = 25℃	1000(Note 1)	mW
Topr	Operating temperature		-10 to 85	°
Tstg	Storage temperature		-40 to 125	င

Note 1. 600mW in case of the flat package.

RECOMMENDED OPERATING CONDITIONS ($V_{CC} = 4.0 \text{ to } 5.5 \text{V}$, $T_a = -10 \text{ to } 85 ^{\circ}\text{C}$, unless otherwise noted)

Symbol	Peremeter					
		Parameter		Тур.	Max.	Unit
V	Davier source veltage	High-speed operation mode	4.0	5.0	5.5	
Vcc	Power source voltage	Low-speed operation mode	2.8	5.0	5.5	V
Vss	Power source voltage	,		0		V
VEE	Pull-down power sup	ply voltage	V _{cc} -38		Vcc	V
VIA	Analog input voltage		0		V _{cc}	V
V _{IH}	"H" input voltage P24	-P2 ₇	0.4V _{CC}		Vcc	٧
V _{IH}	"H" input voltage P40		0.75V _{CC}		Vcc	V
V _{IH}	"H" input voltage P41	-P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇	0.75V _{cc}		Vcc	,v
V _{IH}	"H" input voltage RE	SET	0.8V _{CC}		Vcc	V
V _{IH}	"H" input voltage X _{IN}	X _{CIN}	0.8V _{CC}		Vcc	V
VIL	"L" input voltage P24	-P2 ₇	0		0.16V _{CC}	V
VIL	"L" input voltage P40		0		0.25V _{CC}	· V
VIL	"L" input voltage P41	-P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇	0		0.25V _{CC}	V
ViL	"L" input voltage RES	ET	0		0.2V _{CC}	V
VIL	"L" input voltage X _{IN} ,	X _{CIN}	0		0.2V _{CC}	V

RECOMMENDED OPERATING CONDITIONS (v_{cc} =4.0 to 5.5V, T_a =-10 to 85°C, unless otherwise noted)

Symbol	Parameter	Limits			11
	Farameter		Тур.	Max.	Unit
Σl _{oн(peak)}	"H" total peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 1) P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇			-240	mA
Σl _{oh(peak)}	"H" total peak output current P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇			-60	mA
Σl _{oL(peak)}	"L" total peak output current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇			100	mA
Σl _{oL(peak)}	"L" total peak output current P6 ₀			3.0	mA
ΣI _{oh(avg)}	"H" total average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 1) P2 ₀ -P2 ₇ , P3 ₀ -P3 ₇	-		-120	mA
$\Sigma I_{OH(avg)}$	"H" total average output current P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇			-30	mA
Σl _{oL(avg)}	"L" total average output current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇			50	mA
$\Sigma I_{OL(avg)}$	"L" total average output current P60			1.5	mA
l _{он(peak)}	"H" peak output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇ (Note 2)			-40	mA
l _{OH} (peak)	"H" peak output current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇			-10	mA
lo _L (peak)	"L" peak output current P2 ₄ -P2 ₇ , P6 ₁ -P6 ₇			10	mA
l _{OL} (peak)	"L" peak output current P41-P47, P50-P57			10	mA
l _{OL} (peak)	"L" peak output current P60			3.0	mA
l _{on(avg)}	"H" average output current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , (Note 3) P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇		-	-18	mA
l _{oh(avg)}	"H" average output current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇	,		-5.0	mΑ
I _{OL} (avg)	"L" average output current P2 ₄ -P2 ₇ , P6 ₁ -P6 ₇	1		5.0	mA
I _{OL} (avg)	"L" average output current P41-P47, P50-P57		1	10	mA
I _{OL} (avg)	"L" average output current P60		,	1.5	mA
f(CNTR)	Clock input frequency for timers 4 (duty cycle 50%)			250	kHz
f(X _{IN})	Main clock input oscillation frequency (Note 4)			4.2	MHz
f(X _{CIN})	Sub-clock input oscillation frequency (Note 4, 5)		32, 768	50	kHz

Note 1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100ns. The total peak current is the peak value of all the currents.

- 2. The peak output current is the peak current flowing in each port.
- 3. The average output current in an average value measured over 100ms.
- 4. When the oscillation frequency has a duty cycle of 50%.
- 5. When using the microcomputer in low-speed mode, make sure that the sub-clock input frequency $f(X_{CIN})$ is less than $f(X_{IN})/3$.

ELECTRICAL CHARACTERISTICS ($v_{cc} = 4.0 \text{ to } 5.5 \text{V}$, $v_{a} = -10 \text{ to } 85 ^{\circ}\text{C}$, unless otherwise noted)

			Limits			
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit .
V _{OH}	"H" output voltage P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₈ , P3 ₀ -P3 ₇	I _{OH} =-18mA, V _{CC} =4.5 to 5.5V	V _{cc} -2.0			V
VoH	"H" output voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P6 ₀ -P6 ₇	I _{OH} =-10mA, V _{CC} =4.5 to 5.5V	V _{cc} -2.0			٧
VoL	"L" output voltage P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₁ -P6 ₇	I _{OL} =10mA, V _{CC} =4.5 to 5.5V			2.0	٧
VoL	"L" output voltage P6 ₀	I _{OL} =1.5mA, V _{CC} =4.5 to 5.5V			0.5	٧
V _{T+} -V _{T-}	Hysteresis INTo-INT2, SIN1, SIN2, CLK1, CLK2, CNTR	When using a non-port function		0.4		V
V ₇₊ -V ₇₋	Hysteresis RESET, X _{IN}	RESET: V _{CC} =2.8V to 5.5V		0.5	:	V
$V_{T+}-V_{T-}$	Hysteresis X _{CIN}			0.5	1	V
l _{in}	"H" input current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇	V _I =V _{CC}			5.0	μA
l _{IH}	"H" input current P4 ₀	V _I =V _{CC}	i		5.0	μΑ
l _{ін}	"H" Input current RESET, X _{CIN}	V _I =V _{CC}			5.0	μA
J _{1H}	"H" input current X _{IN}	V _I =V _{CC}		4		μΑ
 1րե	"L" input current P2 ₄ -P2 ₇ , P4 ₁ -P4 ₇ , P5 ₀ -P5 ₇ , P6 ₀ -P6 ₇	V _I =V _{SS}	:		-5.0	μA
l _{IL}	"L" input current P40	V _I =V _{SS}			-5.0	μА
l _{IL}	"L" input current RESET, X _{CIN}	V _I =V _{SS}	1		-5.0	μΑ
I _{IL}	"L" input current X _{IN}	V _I =V _{SS}		-4-		μ A
'IL		V _{EE} =V _{CC} -36V, V _O =V _{CC} ,			 	
LOAD	Output load current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ , P3 ₀ -P3 ₇	With output transistors off	150	500	900	μΑ
	Output leakage current P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₃ ,	V _{EE} =V _{CC} -38V, V _O =V _{CC} -38V,				
ILEAK	P3 ₀ -P3 ₇	With output transistors "off" (Except for reset)			—10	μА
VRAM	RAM hold voltage	When clock is stopped	2.0		5.5	v
V HAM	TIAN NOW YORKS	In high-speed operation mode	+ •		3.3	•
		f(X _{IN})=4MHz				
• .	·	f(X _{CIN})=32kHz		5	10	mA
	`	Output transistors "off"		.	'0	ША
•		Comparator operating				100
		In high-speed operation mode				
		f(X _{IN})=4MHz (in WIT state)				
		· · · · · · · · · · · · · · · · · · ·		1	1.	
	, .	f(X _{CIN})=32kHz		ı		mA
,		Output transistors "off"				
		Comparator stopped				
		In low-speed operation mode				
lcc	Power source current	$f(X_{IN}) = \text{stopped } f(X_{CIN}) = 32kHz$,			
:		Low-power dissipation mode set		60	200	μA
		(CM ₅ =0)				•
		Output transistors "off"				
	*	In low-speed operation mode				
		f(X _{IN})= stopped			`	
		f(X _{CIN})=32kHz (in WIT state)		20	40	μA
		Low-power dissipation mode set			."	
		(CM ₅ =0)				
		Output transistors "off"				-
		All oscillation stopped Ta=25°C	, .	0.1	1.0	
		(in STP state)	+		10	μ A ,
		Output transistors "off" Ta=85°C	1 . 1		10.	

COMPARATOR CHARACTERISTICS

(V_{CC} =4.0 to 5.5V, V_{SS} =0V, T_a =-10 to 85°C, high-speed operation mode, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			t I:4
			Min.	Тур.	Max.	Unit
	Resolution		11124		4	Bits
_	Absolute accuracy				1/2	LSB
T _{CONV}	Conversion time				7	μs
I _{IA}	Analog port input current				5.0	μA
RLADDER	Ladder resistor			30		kΩ

TIMING REQUIREMENTS ($V_{cc} = 4.0 \text{ to } 5.5 \text{V}$, $V_{ss} = 0 \text{V}$, $T_a = -10 \text{ to } 85 ^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	Tost oneditions		Limits		
	Parameter	Test conditions	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width		2			μs
t _{C(XIN)}	Main clock input cycle time (X _{IN} input)		238			ns
t _{wh(x_{IN})}	Main clock input "H" pulse width		60			ns
t _{WL(XIN)}	Main clock input "L" pulse width		60			ns
t _C (x _{CIN})	Sub-clock input cycle time (X _{CIN} input)		20			μS
t _{WH(XCIN)}	Sub-clock input "H" pulse width		5			μs
twicker)	Sub-clock input "L" pulse width		5			μs
t _{C(CNTR)}	CNTR input cycle time		4			μs
twH(CNTR)	CNTR input "H" pulse width		1.6			μs
twL(CNTR)	CNTR input "L" pulse width		1.6			μs
t _{WH(INT)}	INT ₀ —INT ₂ input "H" pulse width		80			ns
t _{WL(INT)}	INT ₀ -INT ₂ input "L" pulse width		80			ns
t _{C(SCLK)}	Serial I/O clock input cycle time		1			μs
twH(SCLK)	Serial I/O clock input clock "H" pulse width		400			ns
twL(SCLK)	Serial I/O clock input clock "L" pulse width		400			ns
tsu(SCLK-SIN)	Serial I/O input setup time		200	ŀ		ns
th(sclk-sin)	Serial I/O input hold time		200	1		ns

SWITCHING CHARACTERISTICS ($v_{cc} = 4.0 \text{ to } 5.5 \text{V}$, $v_{ss} = 0 \text{V}$, $v_{a} = -10 \text{ to } 85 ^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	T-st andition	Limits			
		Test conditions	Min.	Тур.	Max.	Unit
t _{WH} (S _{CLK})	Serial I/O clock output "H" pulse width	$C_L=100pF, R_L=1k\Omega$	t _{G(SCLK)} /2-160			ns
t _{WL(SCLK)}	Serial I/O clock output "L" pulse width	C _L =100pF, R _L =1kΩ	t _{C(SCLK)} /2—160			ns
td(scLK-sout)	Serial I/O output delay time				0. 2t _C	ns
tv(SCLK-SOUT)	Serial I/O output hold time		0			ns
tf(SCLK)	Serial I/O clock output failing time	$C_L=100pF, R_L=1k\Omega$			40	ns
t _{r(Pch-strg)}	P-channel high-breakdown voltage output rising time (Note 1)	C _L =100pF, V _{EE} =V _{CC} -36V		55		ns
t _{r(Pch-weak)}	P-channel high-breakdown voltage output rising time (Note 2)	C _L =100pF, V _{EE} =V _{CC} -36V		1.8		μS

Note 1. When bit 0 of the high-breakdown voltage port control register (address 0038_{16}) is at "0".

^{2.} When bit 0 of the high-breakdown voltage port control register (address 0038₁₆) is at "1".




Fig. 27 Output switching characteristics measurement circuit

