

L7556, L7557 Low-Power SLICs with Battery Switch

Features

- Auxiliary input for second battery, and internal switch to enable its use to save power
- Low active power (typical 125 mW during on-hook transmission)
- Supports meter pulse injection
- Spare op amp for meter pulse filtering
- -16 V to -60 V power supply operation
- Distortion-free on-hook transmission
- Convenient operating states:
 - Forward powerup
 - Disconnect (high impedance)
 - 2-wire wink (zero loop voltage)
- Adjustable supervision functions:
 - Off-hook detector with longitudinal rejection
 - Ground key detector
 - Ring trip detector
- Independent, adjustable, dc and ac parameters:
 - dc feed resistance
 - Loop current limit
 - Termination impedance
- Thermal protection

Description

These electronic subscriber loop interface circuits (SLICs) are optimized for low power consumption while providing an extensive set of features.

The SLICs include an auxiliary battery input and a built-in switch. In short-loop applications, they can be used in high battery to present a high on-hook voltage, and then switched to low battery to reduce off-hook power.

The SLICs also include a summing node for meter pulse injection to 2.2 Vrms. A spare, uncommitted op amp is included for meter pulse filtering.

The switched battery is applied to the power amplifiers of the device. There are two versions. The L7556 has the battery switch completely under processor control. The L7557 can automatically switch to lower battery when appropriate and includes hysteresis to avoid frequent switching. To make the switch silent, an external capacitor can be added to slow the transition.

The L7556 is suited for applications serving only short loops, where a high on-hook voltage is required for compatibility with preexisting standards.


The L7557 is suited for applications where a full loop range is needed, but low short-loop power is desired. It is a much lower-cost solution than a switching regulator, and also occupies much less PCB area, needing only a battery filter capacitor and a diode for implementation.

The device is available in a 32-pin PLCC package. It is built by using a 90 V complementary bipolar integrated circuit (CBIC) process.

Table of Contents

Contents	Page	Figures	Page
Features	1	Figure 1. Functional Diagram	3
Description	1	Figure 2. Pin Diagram (PLCC Chip)	4
Pin Information	4	Figure 3. Ring Trip Circuits	11
Functional Description	6	Figure 4. Basic Test Circuit	12
Absolute Maximum Ratings	6	Figure 5. Longitudinal Balance	
Recommended Operating Conditions		Figure 6. Longitudinal PSRR	
Electrical Characteristics		Figure 7. RFI Rejection	
Ring Trip Requirements	11	Figure 8. Longitudinal Impedance	
Test Configurations		Figure 9. Metallic PSRR	
Applications		Figure 10. ac Gains	
Design Considerations		Figure 11. Basic Loop Start Application Circuit	
Characteristic Curves		Using T7504 Type Codec	14
dc Applications		Figure 12. Ring Ground Detection Circuit	
Battery Feed		Figure 13. Receive Gain and Hybrid Balance vs.	
Switching the Battery		Frequency	
Overhead Voltage		Figure 14. Transmit Gain and Return Loss vs.	
Adjusting Overhead Voltage		Frequency	17
Adjusting dc Feed Resistance		Figure 15. Typical Vcc Power Supply Rejection	
Loop Range		Figure 16. Typical VBAT Power Supply	,
Off-Hook Detection		Rejection	17
Ring Trip Detection		Figure 17. Loop Closure Program Resistor	17
Ring Ground Detection		Selection	18
ac Design		Figure 18. Ring Ground Detection Programming	
First-Generation Codecs		Figure 19. Loop Current vs. Loop Voltage	
Second-Generation Codecs		Figure 20. Loop Current vs. Loop Resistance	
Third-Generation Codecs		Figure 21. Typical SLIC Power Dissipation vs.	10
Selection Criteria		Loop Resistance	10
PCB Layout Information		Figure 22. Power Derating	
Outline Diagram		Figure 23. Longitudinal Balance Resistor Misma	
32-Pin PLCC		Requirements	
Ordering Information		Figure 24. Longitudinal Balance vs. Protection	19
Ordering information	20	Resistor Mismatch	10
		Figure 25. Loop Current vs. Loop Voltage	
Tables	Page	Figure 26. SLIC 2-Wire Output Stage	
Tables	i age	Figure 27. Equivalent Circuit for Adjusting the Ov	
Table 1. Pin Descriptions	4	head Voltage	
Table 2. Input State Coding			
Table 3. Supervision Coding		Figure 28. Equivalent Circuit for Adjusting the do	
		Feed Resistance	
Table 4. Power Supply Table 5. 2-Wire Port		Figure 29. Adjusting Both Overhead Voltage and	
		Feed Resistance	22
Table 6. Analog Pin Characteristics		Figure 30. Off-Hook Detection Circuit	20
Table 7. Uncommitted Op Amp Characteris		Applications	22
Table 8. ac Feed Characteristics		Figure 31. Ring Trip Equivalent Circuit and	00
Table 9. Logic Inputs and Outputs		Equivalent Application	
Table 10. Parts List for Loop Start and Gro		Figure 32. ac Equivalent Circuit Not Including Sp	
Start Applications		Op Amp	25
Table 11. 600 Ω Design Parameters	16	Figure 33. ac Equivalent Circuit Including Spare	
		Op Amp	25


Description (continued)



12-2551.a (F)

Figure 1. Functional Diagram

Pin Information



12-2548.q (F)

Figure 2. Pin Diagram (PLCC Chip)

Table 1. Pin Descriptions

Pin	Symbol	Туре	Description
1	VBAT2	_	Auxiliary Battery Supply. Negative high-voltage battery, lower in magnitude than
			VBAT1, used to reduce power dissipation on short loops.
2	IPROG	I	Current-Limit Program Input. A resistor to DCOUT sets the dc current limit of the
			device.
3	BS		Battery Switch. See Table 2 for description.
4	NC	_	No Connection (L7556 Only). Do not use as a tie point.
4	LBAT	0	Lower Battery in Use (L7557 Only). When high, this open-collector output indicates
			the device has switched to VBAT2. To use, connect a 100 $k\Omega$ resistor to VCC.
5	Vcc		+5 V Power Supply.
6	RCVP	ı	Receive ac Signal Input (Noninverting). This high-impedance input controls the ac
			differential voltage on tip and ring.
7	RCVN	-	Receive ac Signal Input (Inverting). This high-impedance input controls the ac differ-
			ential voltage on tip and ring.
8	LCTH		Loop Closure Threshold Input. Connect a resistor to DCOUT to set off-hook thresh-
			old.
9	DCOUT	0	dc Output Voltage. This output is a voltage that is directly proportional to the absolute
			value of the differential tip/ring current.
10	VBAT1	_	Battery Supply. Negative high-voltage power supply, higher in magnitude than VBAT2.

Pin Information (continued)

Table 1. Pin Descriptions (continued)

Pin	Symbol	Туре	Description
11	PR	I/O	Protected Ring. The output of the ring driver amplifier and input to loop sensing circuitry. Connect to loop through overvoltage protection.
12	CF2	_	Filter Capacitor 2. Connect a 0.1 µF capacitor from this pin to AGND.
13	CF1	_	Filter Capacitor 1. Connect a 0.47 μF capacitor from this pin to pin CF2.
14	VITR	0	Transmit ac Output Voltage. This output is a voltage that is directly proportional to the differential tip/ring current.
15	ICM	I	Common-Mode Current Sense. To program ring ground sense threshold, connect a resistor to Vcc and connect a capacitor to AGND to filter 50/60 Hz. If unused, the pin can be left unconnected.
16	RGDET	0	Ring Ground Detect. When high, this open-collector output indicates the presence of a ring ground. To use, connect a 100 k Ω resistor to Vcc.
17	B0	I	State Control Input. B0 and B1 determine the state of the SLIC. See Table 2.
18	AGND	_	Analog Signal Ground.
19	AGND	_	Analog Signal Ground.
20	DCR	I	dc Resistance for Low Loop Currents. Leave open for dc feed resistance of 115 Ω , or short to DCOUT for 615 Ω . Intermediate values can be set by a simple resistor divider from DCOUT to ground with the tap at DCR.
21	BGND	_	Battery Ground. Ground return for the battery supply.
22	PT	I/O	Protected Tip . The output of the tip driver amplifier and input to loop sensing circuitry. Connect to loop through overvoltage protection.
23	RTSN	I	Ring Trip Sense Negative . Connect this pin to the ringing generator signal through a high-value resistor.
24	RTSP	I	Ring Trip Sense Positive . Connect this pin to the ring relay and the ringer series resistor through a high-value resistor.
25	NRDET	0	Ring Trip Detector Output. When low, this logic output indicates that ringing is tripped.
26	NLC	0	Loop Detector Output. When low, this logic output indicates an off-hook condition.
27	B1	I/O	State Control Input . B0 and B1 determine the state of the SLIC. See Table 2. Pin B1 has a 40 k Ω pull-up. It goes low in the event of thermal shutdown.
28	XMT	0	Transmit ac Output Voltage. The output of the uncommitted operational amplifier.
29	SN	I	Summing Node . The inverting input of the uncommitted operational amplifier. A resistor or network to XMT sets the gain.
30	NC	_	No Connection. Do not use as a tie point.
31	BS2		Battery Switch Slowdown. A 0.1 μ F capacitor from BS1 to BS2 will ramp the battery switch transition for applications requiring quiet transition. If not needed, the pin can be left open.
32	BS1	_	Battery Switch Slowdown. A 0.1 μ F capacitor from BS1 to BS2 will ramp the battery switch transition for applications requiring quiet transition. If not needed, the pin can be left open.

Functional Description

Table 2. Input State Coding

В0	B1	BS	State/Definition
1	1	1	Powerup, Forward Battery. Normal talk and battery feed state. Pin PT is positive with respect to PR. On-hook transmission is enabled. VBAT1 is applied to entire circuit.
1	1	0	Powerup, Forward Battery. Normal talk and battery feed state. Pin PT is positive with respect to PR. On-hook transmission is enabled. For the L7556 only, VBAT2 is applied to tip/ring drive amplifiers. For the L7557 only, the device compares the magnitude of VBAT2 to the voltage necessary to maintain proper loop current. Then the device automatically applies VBAT2 to tip/ring drive amplifiers when possible, not affecting the desired dc template.
1	0	1	2-Wire Wink. Pins PT and PR are put at the same potential (near ground). VBAT1 is applied to entire circuit.
0	0	1	Disconnect. The tip and ring amplifiers are turned off, and the SLIC goes to a high-impedance state (>100 kΩ). VBAT1 is applied to entire circuit.

Table 3. Supervision Coding

Pin NLC	Pin NRDET	Pin RGDET	
0 = off-hook	0 = ring trip	1 = ring ground	
1 = on-hook	1 = no ring trip	0 = no ring ground	

Absolute Maximum Ratings (TA = 25 °C)

Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to Absolute Maximum Ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Value	Unit
5 V Power Supply	Vcc	7.0	V
Battery (Talking) Supply	VBAT1	-63	V
Auxiliary Battery Supply	VBAT2	-63	V
Logic Input Voltage	_	-0.5 to +7.0	V
Analog Input Voltage	_	-7.0 to +7.0	V
Maximum Junction Temperature	TJ	165	°C
Storage Temperature Range	Tstg	-40 to +125	°C
Relative Humidity Range	Rн	5 to 95	%
Ground Potential Difference (BGND to AGND)	_	±3	V
PT or PR Fault Voltage (dc)	Vpt, Vpr	(VBAT1 – 5) to +3	V
PT or PR Fault Voltage (10 x 1000 µs)	Vpt, Vpr	(VBAT1 – 15) to +15	V
Current into Ring Trip Inputs	IRTSP, IRTSN	±240	μA

Note: The IC can be damaged unless all ground connections are applied before, and removed after, all other connections. Furthermore, when powering the device, the user must guarantee that no external potential creates a voltage on any pin of the device that exceeds the device ratings. Some of the known examples of conditions that cause such potentials during powerup are the following:

^{1.} An inductor connected to tip and ring can force an overvoltage on VBAT through the protection devices if the VBAT connections chatter.

^{2.} Inductance in the VBAT leads could resonate with the VBAT filter capacitors to cause a destructive overvoltage.

Recommended Operating Conditions

Parameter	Min	Тур	Max	Unit
Ambient Temperature	-40	_	85	°C
Vcc Supply Voltage	4.75	5.0	5.25	V
VBAT1 Supply Voltage	-24	-48	-60	V
VBAT2 Supply Voltage	-16	-28	VBAT1	V
Loop Closure Threshold-detection Programming Range	_	10	ILIM	mA
dc Loop Current-limit Programming Range	5	22	45	mA
On- and Off-hook 2-wire Signal Level	_	1	2.2	Vrms
ac Termination Impedance Programming Range	150	600	1300	Ω

Electrical Characteristics

Minimum and maximum values are testing requirements. Typical values are characteristic of the device and are the result of engineering evaluations. Typical values are for information purposes only and are not part of the testing requirements. Minimum and maximum values apply across the entire temperature range (-40 °C to +85 °C) and the entire battery range unless otherwise specified. Typical is defined as 25 °C, Vcc = 5.0 V, VBAT1 = -48 V, VBAT2 = -48 V, and ILIM= 40 mA. Positive currents flow into the device. Test circuit is Figure 4 unless noted.

Table 4. Power Supply

Parameter	Min	Тур	Max	Unit
Power Supply—Powerup, No Loop Current:				
lcc		2.8		mA
IBAT (VBAT = -48 V)	_	-2.3	_	mΑ
Power Dissipation (VBAT = -48 V)	_	125	155	mW
Power Supply Rejection 500 Hz to 3 kHz (See Figures 5, 6, 15, and 16.) ¹ :				
Vcc	35	_	_	dB
VBAT	45	_	_	dB
Thermal Protection Shutdown (Tjc)	_	175	_	°C
Thermal Resistance, Junction to Ambient (θJA)	_	60	_	°C/W

^{1.} This parameter is not tested in production. It is guaranteed by design and device characterization.

Table 5. 2-Wire Port

Parameter	Min	Тур	Max	Unit
Tip or Ring Drive Current:				
= dc + Longitudinal + Signal Currents	65	_	_	mA
Signal Current	15		_	mArms
Longitudinal Current Capability per Wire ¹	8.5	15	_	mArms
dc Loop Current Limit ² : RLOOP = 100Ω	<u> </u>	ILIM	— 45	mA mA
Programmability Range Accuracy (20 mA < ILIM < 40 mA)	_	_	±12	%
Powerup Open Loop Voltage Levels (includes external diode): Differential Voltage	VBAT + 8.4	VBAT + 7.9	VBAT + 7.4	V
Disconnect State: PT Resistance (VBAT < VPT < 0 V) PR Resistance (VBAT < VPR < 0 V)	100 100	143 133		kΩ kΩ
Ground Start State: PT Resistance	100	143	_	kΩ
dc Feed Resistance (for ILOOP below regulation level)	95	115	135	Ω
Loop Resistance Range (-3.17 dBm overload into 600 Ω ; not including protection): $I_{\text{LOOP}} = 20 \text{ mA}$ at $V_{\text{BAT2}} = -48 \text{ V}$ $I_{\text{LOOP}} = 20 \text{ mA}$ at $V_{\text{BAT2}} = -24 \text{ V}$	1885 685		_	$\Omega \ \Omega$
Longitudinal to Metallic Balance—IEEE ³ Std. 455 (See Figure 6.) ⁴ : 50 Hz to 1 kHz 1 kHz to 3 kHz	64 60	75 70	_	dB dB
Metallic to Longitudinal Balance: 200 Hz to 4 kHz	46		_	dB
RFI Rejection (See Figure 7.) 5 : 0.5 Vrms, 50 Ω Source, 30% AM Mod 1 kHz 500 kHz to 100 MHz	_	– 55	– 45	dBV

^{1.} The longitudinal current is independent of dc loop current.

Current-limit LIM is programmed by a resistor, RPROG, from pin IPROG to DCOUT. ILIM is specified at the loop resistance where current limiting begins (see Figure 19). Select RPROG (kΩ) =1.67 x ILIM (mA).
 IEEE is a registered trademark of The Institute of Electrical and Electronics Engineers, Inc.

^{4.} Longitudinal balance of circuit card will depend on loop series resistance matching (see Figure 23 and Figure 24).

^{5.} This parameter is not tested in production. It is guaranteed by design and device characterization.

Table 6. Analog Pin Characteristics

Parameter	Min	Тур	Max	Unit
Differential PT/PR Current Sense (DCOUT): Gain (PT/PR to DCOUT)	-123	-125	-127	V/A
Loop Closure Detector Threshold ¹ : Programming Accuracy	_	_	±20	%
Ring Ground Detector Threshold ² : RICM = 154 k Ω Programming Accuracy	3 —	6 —	10 ±25	kΩ %
Ring Trip Comparator: Input Offset Voltage	_	_	±10	mV
RCVN, RCVP: Input Bias Current	_	-0.2	-1	μA

^{1.} Loop closure threshold is programmed by resistor RLCTH from pin LCTH to pin DCOUT.

Table 7. Uncommitted Op Amp Characteristics

Parameter	Min	Тур	Max	Unit
Input Offset Voltage	_	±5	_	mV
Input Offset Current	_	±10	_	nA
Input Bias Current	_	200	_	nA
Differential Input Resistance	_	1.5	-	MΩ
Output Voltage Swing (R _L = 10 kΩ)	_	±3.5	_	Vpk
Output Resistance (Avcl = 1)	_	2.0	-	Ω
Small Signal GBW	_	700	_	kHz

^{2.} Ring ground threshold is programmed by resistor RICM2 from pin ICM to Vcc.

Table 8. ac Feed Characteristics

Parameter	Min	Тур	Max	Unit
ac Termination Impedance ¹ :	150	_	1300	Ω
Longitudinal Impedance ² (See Figure 8.)	_	40	46	Ω
Total Harmonic Distortion—200 Hz to 4 kHz ² : Off-hook On-hook		_	0.3 1.0	% %
Transmit Gain, f = 1 kHz (PT/PR to VITR) Transmit Accuracy in dB	-122 -0.18	-125 0	-128 0.18	V/A dB
Receive + Gain, f = 1 kHz (RCVP to PT/PR) Receive - Gain, f = 1 kHz (RCVN to PT/PR) Receive Accuracy in dB	7.84 -7.84 -0.18	8.00 -8.00 0	8.16 -8.16 0.18	— — dB
Gain vs. Frequency (transmit and receive) (600 Ω termination; reference 1 kHz²): 200 Hz to 300 Hz 300 Hz to 3.4 kHz 300 Hz to 16 kHz 16 kHz	-1.00 -0.3 -3.0	0.0 0.0 –0.1 —	0.05 0.05 0.3 2.0	dB dB dB dB
Gain vs. Level (transmit and receive)(reference 0 dBV ²): –50 dB to +3 dB	-0.05	0	0.05	dB
Return Loss ³ : 200 Hz to 500 Hz 500 Hz to 3400 Hz	20 26	24 29		dB dB
2-wire Idle-channel Noise (600 Ω termination): Psophometric C-message 3 kHz Flat		-87 2 10	-77 12 20	dBmp dBrnC dBrn
Transmit Idle-channel Noise: Psophometric C-message 3 kHz flat	_ _ _	-82 7 15	-77 12 20	dBmp dBrnC dBrn
Transhybrid Loss ³ : 200 Hz to 500 Hz 500 Hz to 3400 Hz	21 26	24 29	_	dB dB

^{1.} Set by external components. Any complex impedance R1 + R2 \parallel C between 150 Ω and 1300 Ω can be synthesized.

^{2.} This parameter is not tested in production. It is guaranteed by design and device characterization.

^{3.} Return loss and transhybrid loss are functions of device gain accuracies and the external hybrid circuit. Guaranteed performance assumes 1% tolerance external components.


Table 9. Logic Inputs and Outputs

All outputs except RGDET and LBAT are open collectors with internal, 30 k Ω pull-up resistor. RGDET and LBAT are open collectors without internal pull-up. Input pin B1 has a 40 k Ω pull-up; it goes low in the event of thermal shutdown.

Parameter	Symbol	Min	Тур	Max	Unit
Input Voltages: Low Level (permissible range) High Level (permissible range)	VIL VIH	-0.5 2.0	0.4 2.4	0.7 Vcc	V
Input Currents: Low Level (Vcc = 5.25 V, Vı = 0.4 V) High Level (Vcc = 5.25 V, Vı = 2.4 V)	lıı lıн	-75 -40	-115 -60	-200 -100	μΑ μΑ
Output Voltages (open collector with internal pull-up resistor): Low Level (Vcc = 4.75 V, IoL = 360 μ A) High Level (Vcc = 4.75 V, IoH = -20 μ A)	Vol Voh	0 2.4	0.2	0.4 Vcc	V

Ring Trip Requirements

- Ringing signal:
 - Voltage, minimum 35 Vrms, maximum 100 Vrms.
 - Frequency, 17 Hz to 23 Hz.
 - Crest factor, 1.4 to 2.
- Ringing trip:
 - ≤100 ms (typical), ≤250 ms (VBAT = −33 V, loop length = 530 Ω).
- Pretrip:
 - The circuits in Figure 3 will not cause ringing trip.




 200Ω

Figure 3. Ring Trip Circuits


12-2572g (F)

Test Configurations



12-2564.a (F)

Figure 4. Basic Test Circuit



12-2584.c (F)

Figure 5. Longitudinal Balance

Test Configurations (continued)





Figure 6. Longitudinal PSRR



Vs = 0.5 Vrms 30% AM 1 kHz MODULATION, f = 500 kHz—1 MHz DEVICE IN POWERUP MODE, $600~\Omega$ TERMINATION 5-6756.b (F)

Figure 7. RFI Rejection




Figure 8. Longitudinal Impedance




Figure 9. Metallic PSRR





Figure 10. ac Gains

^{*} HP is a registered trademark of Hewlett-Packard Company.

Applications



Notes:


Tx = 0 dB.

Rx = 0 dB.

Termination = 600 Ω .

Transhybrid = 600Ω .

Figure 11. Basic Loop Start Application Circuit Using T7504 Type Codec



12-3547(F)

Figure 12. Ring Ground Detection Circuit

Table 10. Parts List for Loop Start and Ground Start Applications

Name	Value	Function	
Integrated Circuits	;		
SLIC	L7556/7557	Subscriber loop interface circuit (SLIC).	
Protector	Crowbar protector*	Secondary protection.	
Ringing Relay	L7581	Switches ringing signals.	
Codec	T7504	First-generation codec.	
Overvoltage Protect	ction		
Rрт	50 Ω, PTC or Fusible	Protection resistor.	
RPR	50 Ω, PTC or Fusible	Protection resistor.	
Power Supply	<u> </u>		
Сват1	0.1 μF, 20%, 100 V	VBAT1 filter capacitor.	
Сват2	0.1 μF, 20%, 100 V	VBAT2 filter capacitor.	
Ccc	0.1 μF, 20%, 10 V	Vcc filter.	
CF1	0.47 μF, 20%, 100 V	With CF2, improves idle channel noise.	
CF2	0.1 μF, 20%, 100 V	With C _{F1} , improves idle channel noise.	
DBAT	100 V, 150 mA	Transient protection diode.	
dc Profile	<u> </u>		
Rprog	66.8 kΩ, 1%, 1/16 W	Sets dc loop current limit.	
ac Characteristics	<u> </u>		
Св1	0.47 μF, 20%, 10 V	ac/dc separation capacitor.	
Св2	0.47 μF, 20%, 10 V	ac/dc separation capacitor.	
R _{T1}	54.9 kΩ, 1%, 1/16 W	With RgP and Rrcv, sets ac termination impedance.	
Rrcv	84.5 kΩ, 1%, 1/16 W	With R _{GP} and R _{T1} , sets receive gain.	
Rgp	57.6 kΩ, 1%, 1/16 W	With RT1 and RRCV, sets ac termination impedance	
		and receive gain.	
CGP	330 pF, 10 V, 20%	Loop stability.	
RT2	18.7 kΩ, 1%, 1/16 W	With Rx, sets transmit gain in codec.	
Rx	90.9 kΩ, 1%, 1/16 W	With RT2, sets transmit gain in codec.	
Rнв1	90.9 kΩ, 1%, 1/16 W	Sets hybrid balance.	

^{*} Contact your Lucent Technologies account representative for protector recommendations. Choice of this (and all) component(s) should be evaluated and confirmed by the customer prior to use in any field or laboratory system. Lucent does not recommend use of this part in the field without performance verification by the customer. This device is suggested by Lucent for customer evaluation. The decision to use a component should be based solely on customer evaluation.

Table 10. Parts List for Loop Start and Ground Start Applications (continued)

Name	Value	Function		
Supervision				
Rьстн	24.9 kΩ, 1%, 1/16 W	Sets loop closure (off-hook) threshold.		
RTS1	402 Ω, 5%, 2 W	Ringing source series resistor.		
RTS2	274 kΩ, 1%, 1/16 W	With CRTS2, forms first pole of a double pole, 2 Hz ring trip sense filter.		
CRTS1	0.022 μF, 20%, 5 V	With RTSN, RTSP, forms second 2 Hz filter pole.		
CRTS2	0.27 μF, 20%, 100 V	With RTS2, forms first 2 Hz filter pole.		
Rtsn	2 MΩ, 1%, 1/16 W	With Crts1, Rtsp, forms second 2 Hz filter pole.		
RTSP	2 MΩ, 1%, 1/16 W	With CRTS1, RTSN, forms second 2 Hz filter pole.		
Ground Start				
Сісм	0.47 μF, 20%, 10 V	Provides 60 Hz filtering for ring ground detection.		
RGDET	100 kΩ, 20%, 1/16 W	Digital output pull-up resistor.		
RICM2	82.5 kΩ, 1%, 1/16 W	Sets ring ground detection threshold.		

Design Considerations

Table 11 shows the design parameters of the application circuit shown in Figure 11. Components that are adjusted to program these values are also shown.

Table 11. 600 Ω Design Parameters

Design Parameter	Parameter Value	Components Adjusted
Loop Closure Threshold	10 mA	Rьстн
dc Loop Current Limit	40 mA	Rprog
dc Feed Resistance	180 Ω	Rpt, Rpr
2-wire Signal Overload Level	3.14 dBm	_
ac Termination Impedance	600 Ω	Rt1, Rgp, Rrcv
Hybrid Balance Line Impedance	600 Ω	Rнв1
Transmit Gain	0 dB	RT2, RX
Receive Gain	0 dB	RRCV, RGP, RT1

Characteristic Curves




Figure 13. Receive Gain and Hybrid Balance vs. Frequency




Figure 14. Transmit Gain and Return Loss vs. Frequency




Figure 15. Typical Vcc Power Supply Rejection





Figure 16. Typical VBAT Power Supply Rejection

Characteristic Curves (continued)




LOOP CLOSURE THRESHOLD RESISTOR, RLCTH ($k\Omega$)

12-3015 (F)

Note: VBAT = -48 V.

Figure 17. Loop Closure Program Resistor Selection




Notes:

Tip lead is open.

VBAT = -48 V.

Figure 18. Ring Ground Detection Programming




Notes: VBAT1 = -48 V.

 $V_{BAT2} = -28 \text{ V}.$

ILIM = 22 mA.

Rdc1 = 115 Ω .

Figure 19. Loop Current vs. Loop Voltage



Notes: VBAT1 = -48 V.


VBAT2 = −28 V.

ILIM = 22 mA.

 $Rdc1 = 115 \Omega$.

Figure 20. Loop Current vs. Loop Resistance

Characteristic Curves (continued)



12-3052.a (F)

Notes: VBAT1 = -48 V. VBAT2 = -28 V.ILIM = 22 mA.

 $Rdc1 = 115 \Omega$.

Figure 21. Typical SLIC Power Dissipation vs. Loop Resistance




Figure 22. Power Derating




Figure 23. Longitudinal Balance Resistor Mismatch Requirements




Figure 24. Longitudinal Balance vs. Protection Resistor Mismatch

dc Applications

Battery Feed

The dc feed characteristic can be described by:

$$IL = \frac{\left|V_{BAT}\right| - V_{OH}}{R_L + 2R_P + R_{dc}}$$

$$V_{T/R} = \frac{\left(\left|V_{BAT}\right| - V_{OH}\right) \times R_L}{R_L + 2R_P + R_{dc}}$$

where:

IL = dc loop current.

 $V_{T/R} = dc loop voltage.$


|VBAT| = battery voltage magnitude applied to the power amplifier stage (VBAT1 or VBAT2).

VoH = overhead voltage. This is the difference between the battery voltage and the open loop tip/ring voltage.

RL = loop resistance, not including protection resistors. RP = protection resistor value.

Rdc = SLIC internal dc feed resistance.

The design begins by drawing the desired dc template. An example is shown in Figure 25.



12-3050.f (F)

Notes: VBAT1 = -48 V. VBAT2 = -28 V. ILIM = 22 mA. Rdc1 = 115 Ω .

Figure 25. Loop Current vs. Loop Voltage

Starting from the on-hook condition and going through to a short circuit, the curve passes through two regions: Region 1; On-hook and low loop currents. The slope corresponds to the dc resistance of the SLIC, $R_{\rm DC1}$ (default is 115 Ω typical). The open circuit voltage is the battery voltage less the overhead voltage of the device, Voh (default is 7.9 V typical). These values are suitable for most applications, but can be adjusted if needed. For more information, see the sections entitled Adjusting dc Feed Resistance or Adjusting Overhead Voltage.

Region 2; Current limit. The dc current is limited to a value determined by external resistor RPROG. This region of the dc template has a high resistance (10 k Ω).

Calculate the external resistor as follows:

RPROG
$$(k\Omega) = 1.67 \text{ ILIM } (mA)$$

Switching the Battery

The L7556 and L7557 SLICs provide an input for an auxiliary battery. Called VBAT2, this power supply should be lower in magnitude than the primary battery, VBAT1. Under an acceptable loop condition, VBAT2 can be switched to provide the loop power through the output amplifiers of the SLIC. The dc template, described in the last section, is determined by the battery that is activated—either VBAT1 or VBAT2.

Which device will be best for you? That mainly depends on your loop range requirements. If you have only short loops and no on-hook voltage requirements, you don't need a battery switch at all. Use the L7551 instead. If you have only to guarantee a short loop range, e.g., 22 mA into 530 $\Omega,$ consider the L7556. The minimum VBAT2 can be determined by the standard dc equations.

In these applications, the off-hook detector can be used to indicate when to switch the battery. Just make sure the off-hook detector will also function as required with VBAT2 as well as VBAT1.

Consider an off-hook threshold of 10 mA. This could represent a 1000 Ω loop with a 48 V VBAT1 active or a 2000 Ω loop with a 28 V VBAT2 active. In this case, if the loop is below 1000 Ω or above 2000 Ω , off-hook detection will be accurate. Between 1000 Ω and 2000 Ω , the detector is battery-dependent. This condition must be avoided. In our example, since the maximum loop is 530 Ω , the 10 mA detector is perfectly acceptable.

If the PTT would like a short loop system that can also serve long loops, the off-hook detector is not the best indicator, and better loop intelligence is needed. In this case, the L7557 can be used. It has an internal comparator that senses when there is enough potential at VBAT2 to switch without affecting the loop current. In this case, the loop range is determined by VBAT1, and VBAT2 is only switched in when the loop is short enough to use it. This switching is automatic and includes hysteresis to avoid oscillation when the loop length is close to the VBAT2 switch threshold.

dc Applications (continued)

Overhead Voltage

In order to drive an on-hook ac signal, the SLIC must set up the tip and ring voltage to a value less than the battery voltage. The amount that the open loop voltage is decreased relative to the battery is referred to as the overhead voltage. Expressed as an equation:

$$VOH = |VBAT| - (VPT - VPR)$$


Without this buffer voltage, amplifier saturation will occur and the signal will be clipped. The device is automatically set at the factory to allow undistorted on-hook transmission of a 3.17 dBm signal into a 900 Ω loop impedance. For applications where higher signal levels are needed, e.g., periodic pulse metering, the 2-wire port of the SLIC can be programmed with pin DCR.

The drive amplifiers are capable of 4 Vrms minimum (VAMP). Referring to Figure 26, the internal resistance has a worst-case value of 46 Ω . So, the maximum signal the device can guarantee is:

$$V_{T/R} = 4 V \left(\frac{|Z_{T/R}|}{|Z_{T/R}| + 2(R_P + 46)} \right)$$

Thus, $R_P \le 35~\Omega$ allows 2.2 Vrms metering signals. The next step is to determine the amount of overhead voltage needed. The peak voltage at output of tip and ring amplifiers is related to the peak signal voltage by:

$$\mathring{V}amp = \mathring{V}_{T/R} \left(1 + \frac{2(RP + 40\Omega)}{|Z_{T/R}|} \right)$$



12-2560.e (F)

Figure 26. SLIC 2-Wire Output Stage

In addition to the required peak signal level, the SLIC needs about 2 V from each power supply to bias the amplifier circuitry. It can be thought of as an internal saturation voltage. Combining the saturation voltage and the peak signal level, the required overhead can be expressed as:

VOH = VSAT +
$$\left(1 + \frac{2(RP + 40\Omega)}{|Z_{T/R}|}\right)^{\Lambda}$$
VT/R

where VsaT is the combined internal saturation voltage between the tip/ring amplifiers and VBAT (5.4 V typ.). RP (Ω) is the protection resistor value, and 40 Ω is the output series resistance of each internal amplifier. ZT/R (Ω) is the ac loop impedance.

Example 1, on-hook transmission of a meter pulse:

Signal level: 2.2 Vrms into 200 Ω 35 Ω protection resistors


ILOOP = 0 (on-hook transmission of the metering signal)

Voh = 5.4 +
$$\left(1 + \frac{2(35 + 40)}{200}\right)\sqrt{2}$$
 (2.2) = 10.8 V

Accounting for VSAT tolerance of 0.5 V, a nominal overhead of 11.3 V would ensure transmission of an undistorted 2.2 V metering signal.

Adjusting Overhead Voltage

To adjust the open loop 2-wire voltage, pin DCR is programmed at the midpoint of a resistive divider from ground to either –5 V or VBAT. In the case of –5 V, the overhead voltage will be independent of the battery voltage. Figure 27 shows the equivalent input circuit to adjust the overhead voltage.



12-2562 (F)

Figure 27. Equivalent Circuit for Adjusting the Overhead Voltage

The overhead voltage is programmed by using the following equation:

Voh =
$$7.9 - 4 \text{ VdCR}$$


= $7.9 - 4 \left(-5 \times \left(\frac{R_1 \parallel 25 \text{ k}\Omega}{R_2 + R_1 \parallel 25 \text{ k}\Omega} \right) \right)$

$$= 7.9 + 20 \left(\frac{R_1 \parallel 25 \text{ k}\Omega}{R_2 + R_1 \parallel 25 \text{ k}\Omega} \right)$$

dc Applications (continued)

Adjusting dc Feed Resistance

The dc feed resistance may be adjusted with the help of Figure 28.



12-2560 (F)

Figure 28. Equivalent Circuit for Adjusting the dc
Feed Resistance

$$R_{\text{dc}} = 115\,\Omega + 500\,\Omega \frac{\Delta V_{\text{DCR}}}{\Delta V_{\text{DCOUT}}}$$

$$=\,115\,\Omega+500\,\Omega\!\left(\frac{\,R_1\,\|\,25\,k\Omega}{\,R_3\,+\,R_1\,\|\,25\,k\Omega}\right)$$

The above paragraphs describe the independent setting of the overhead voltage and the dc feed resistance. If both need to be set to customized values, combine the two circuits as shown in Figure 29.




Figure 29. Adjusting Both Overhead Voltage and dc

Feed Resistance

This is an equivalent circuit for adjusting both the dc feed resistance and overhead voltage together.

The adjustments can be made by a simple superposition of the overhead and dc feed equations:

Voh =
$$7.9 + 20 \left(\frac{R_1 \parallel 25 \text{ k}\Omega \parallel R_3}{R_2 + R_1 \parallel 25 \text{ k}\Omega \parallel R_3} \right)$$

$$R_{DC} = 115 \Omega + 500 \Omega \left(\frac{R_1 \parallel 25 k\Omega}{R_2 + R_1 \parallel 25 k\Omega} \right)$$

When selecting external components, select R1 on the order of 5 k Ω to minimize the programming inaccuracy caused by the internal 25 k Ω resistor. Lower values can be used; the only disadvantage is the power consumption of the external resistors.

Loop Range

The equation below can be rearranged to provide the loop range for a required loop current:

$$RL = \frac{\left|V_{BAT}\right| - V_{OH}}{I_{L}} - 2R_{P} - R_{dc}$$

Off-Hook Detection

The loop closure comparator has built-in longitudinal rejection, eliminating the need for an external 60 Hz filter. The loop closure detection threshold is set by resistor RLCTH. Referring to Figure 30, NLC is high in an on-hook condition (ITR = 0, VDCOUT = 0) and VLCTH = 0.05 mA x RLCTH. The off-hook comparator goes low when VLCTH crosses zero and then goes negative:

VLCTH =
$$0.05 \text{ mA} \times \text{RLCTH} + \text{VDCOUT}$$

= $0.05 \text{ mA} \times \text{RLCTH} - 0.125 \text{ V/mA} \times \text{ITR}$
RLTCH (k Ω) = $2.5 \times \text{ITR}$ (mA)




Figure 30. Off-Hook Detection Circuit Applications

dc Applications (continued)

Ring Trip Detection

The ring trip circuit is a comparator that has a special input section optimized for this application. The equivalent circuit is shown in Figure 31, along with its use in an application using unbalanced, battery-backed ringing.




Figure 31. Ring Trip Equivalent Circuit and Equivalent Application

The comparator input voltage compliance is Vcc to VBAT, and the maximum current is 240 μ A in either direction. Its application is straightforward. A resistance (RTSN + RTS2) in series with the RTSN input establishes a current which is repeated in the RTSP input. A slightly lower resistance (RTSP) is placed in series with the RTSP input. When ringing is being injected, no dc current flows through RTS1, and so the RTSP input is at a lower potential than RTSN. When enough dc loop current flows, the RTSP input voltage increases to trip the comparator. In Figure 31, a low-pass filter with a double pole at 2 Hz was implemented to prevent false ring trip.

The following example illustrates how the detection circuit of Figure 31 will trip at 12.5 mA dc loop current using a –48 V battery.

In =
$$\frac{-7 - (-48)}{2.289 \text{ k}\Omega}$$

= 17.9 μ A

The current In is repeated as IP in the positive comparator input. The voltage at comparator input RTSP is:

$$V_{RTSP} = V_{BAT} + I_{LOOP(dc)} \times R_{TS1} + I_{P} \times R_{TSP}$$

Using this equation and the values in the example, the voltage at input RTSP is -12 V during ringing injection (ILOOP(dc) = 0). Input RTSP is therefore at a level of 5 V below RTSN. When enough dc loop current flows through RTS1 to raise its dc drop to 5 V, the comparator will trip. In this example,

$$ILOOP(dc) = \frac{5 \text{ V}}{402 \Omega}$$
$$= 12.5 \text{ mA}$$

Ring Ground Detection

Pin ICM sinks a current proportional to the longitudinal loop current. It is also connected to an internal comparator whose output is pin RGDET. In a ground start application where tip is open, the ring ground current is half differential and half common mode. In this case, to set the ring ground current threshold, connect a resistor RICM from pin ICM to Vcc. Select the resistor according to the following relation:

$$\mathsf{Ricm}(\mathsf{k}\Omega) = \frac{\mathsf{Vcc} \times 228}{\mathsf{IRg}(\mathsf{m}\mathsf{A})}$$

The above equation is shown graphically in Figure 18. It applies for the case of tip open. The more general equation can be used in ground key application to detect a common-mode current Icm:

$$RICM(k\Omega) = \frac{Vcc \times 114}{IcM(mA)}$$

ac Design

There are four key ac design parameters. **Termination impedance** is the impedance looking into the 2-wire port of the line card. It is set to match the impedance of the telephone loop in order to minimize echo return to the telephone set. **Transmit gain** is measured from the 2-wire port to the PCM highway, while **receive gain** is done from the PCM highway to the transmit port. Finally, the **hybrid balance** network cancels the unwanted amount of the receive signal that appears at the transmit port.

At this point in the design, the codec needs to be selected. The discrete network between the SLIC and the codec can then be designed. Here is a brief codec feature and selection summary.

First-Generation Codecs

These perform the basic filtering, A/D (transmit), D/A (receive), and μ -law/A-law companding. They all have an op amp in front of the A/D converter for transmit gain setting and hybrid balance (cancellation at the summing node). Depending on the type, some have differential analog input stages, differential analog output stages, and μ -law/A-law selectability. This generation of codecs has the lowest cost. They are most suitable for applications with fixed gains, termination impedance, and hybrid balance.

Second-Generation Codecs

This class of devices includes a microprocessor interface for software control of the gains and hybrid balance. The hybrid balance is included in the device. ac programmability adds application flexibility and saves several passive components and also adds several I/O latches that are needed in the application. However, it does not have the transmit op amp, since the transmit gain and hybrid balance are set internally.

Third-Generation Codecs

This class of devices includes the gains, termination impedance, and hybrid balance—all under microprocessor control. Depending on the device, it may or may not include latches.

Selection Criteria

In the following examples, use of a first-generation codec is shown. The equations for second- and third-generation codecs are simply subsets of these. There are two examples. The first shows the simplest circuit, which uses a minimum number of discrete components to synthesize a real termination impedance. The second example shows the use of the uncommitted op amp to synthesize a complex termination. The design has been automated in a DOS based program, available on request.

In the codec selection, increasing software control and flexibility are traded for device cost. To help decide, it may be useful to consider the following. Will the application require only one value for each gain and impedance? Will the board be used in different countries with different requirements? Will several versions of the board be built? If so, will one version of the board be most of the production volume? Does the application need only real termination impedance? Does the hybrid balance need to be adjusted in the field?

ac Design (continued)

Selection Criteria (continued)

ac equivalent circuits using a T7513 Codec are shown in Figures 32 and 33.




Figure 32. ac Equivalent Circuit Not Including Spare Op Amp




Figure 33. ac Equivalent Circuit Including Spare Op Amp

ac Design (continued)

Selection Criteria (continued)

Example 1, Real Termination:

The following design equations refer to the circuit in Figure 32. Use these to synthesize real termination impedance.

Termination Impedance:

$$ZT = \frac{VT/R}{-IT/R}$$

$$ZT = RP + 80 \Omega + \frac{1000}{1 + \frac{RT1}{RGP} + \frac{RT1}{RRCV}}$$

Receive Gain:

$$g_{rcv} = \frac{V_{T/R}}{V_{FR}}$$

$$g_{rcv} = \frac{8}{\left(1 + \frac{R_{RCV}}{R_{T1}} + \frac{R_{RCV}}{R_{GP}}\right)\left(1 + \frac{Z_T}{Z_{T/R}}\right)}$$

Transmit Gain:

$$g_{tx} = \frac{V_{GSX}}{V_{T/R}}$$

$$g_{tx} = \frac{-Rx}{RT2} \times \frac{125}{ZT/R}$$

Hybrid Balance:

$$h_{bal} = 20log \frac{V_{GSX}}{V_{FR}}$$

To optimize the hybrid balance, the sum of the currents at the VFX input of the codec op amp should be set to 0. The following expressions assume the test network is the same as the termination impedance.

$$h_{bal} = 20log \left(\frac{Rx}{R_{HB}} - g_{tx} \times g_{rcv} \right)$$

$$RHB = \frac{Rx}{atx \times arcv}$$

Example 2, Complex Termination:

For complex termination, the spare op amp is used (see Figure 33).

$$ZT = 2RP + 80 \Omega + \frac{1000}{1 + \frac{RT3}{RGN} + \frac{RT3}{RPCV}} (\frac{ZT5}{RT4})$$

$$= 2RP + 80 \Omega + k(ZT5)$$

$$g_{rcv} = \frac{8}{\left(1 + \frac{R_{RCV}}{R_{T3}} + \frac{R_{RCV}}{R_{GN}}\right) \left(1 + \frac{Z_T}{Z_{T/R}}\right)}$$

$$g_{tx} = \frac{-Rx}{R_{T6}} \times \frac{125}{Z_{T/R}} \times \frac{Z_{T5}}{R_{T4}}$$

The hybrid balance equation is the same as in Example 1.

PCB Layout Information

Make the leads to BGND and VBAT as wide as possible for thermal and electrical reasons. Also, maximize the amount of PCB copper in the area of—and specifically on—the leads connected to this device for the lowest operating temperature.

When powering the device, ensure that no external potential creates a voltage on any pin of the device that exceeds the device ratings. In this application, some of the conditions that cause such potentials during powerup are the following: 1) an inductor connected to PT and PR (this can force an overvoltage on VBAT through the protection devices if the VBAT connection chatters), and 2) inductance in the VBAT lead (this could resonate with the VBAT filter capacitor to cause a destructive overvoltage).


This device is normally used on a circuit card that is subjected to hot plug-in, meaning the card is plugged into a biased backplane connector. In order to prevent damage to the IC, all ground connections must be applied before, and removed after, all other connections.


Outline Diagram

32-Pin PLCC

Dimensions are in millimeters.

Note: The dimensions in this outline diagram are intended for informational purposes only. For detailed schematics to assist your design efforts, please contact your Lucent Technologies Sales Representative.





5-3813F

Ordering Information

Device Part No.	Description	Package	Comcode
ATTL7556AAU	Low-Power SLIC with Battery Switch	32-Pin PLCC	107385668
ATTL7556AAU-TR	Low-Power SLIC with Battery Switch	32-Pin PLCC (Tape and Reel)	107749509
ATTL7557AAU	Low-Power SLIC with Battery Switch	32-Pin PLCC	107385841
ATTL7557AAU-TR	Low-Power SLIC with Battery Switch	32-Pin PLCC (Tape and Reel)	107749517

For additional information, contact your Microelectronics Group Account Manager or the following:

INTERNET: http://www.lucent.com/micro E-MAIL: docmaster@micro.lucent.com

N. AMERICA: Microelectronics Group, Lucent Technologies Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103

1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106)

ASIA PACIFIC: Microelectronics Group, Lucent Technologies Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256 Tel. (65) 778 8833, FAX (65) 777 7495

CHINA: Microelectronics Group, Lucent Technologies (China) Co., Ltd., A-F2, 23/F, Zao Fong Universe Building, 1800 Zhong Shan Xi Road, Shanghai 200233 P. R. China Tel. (86) 21 6440 0468, ext. 316, FAX (86) 21 6440 0652

Microelectronics Group, Lucent Technologies Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan Tel. (81) 3 5421 1600, FAX (81) 3 5421 1700

Data Requests: MICROELECTRONICS GROUP DATALINE: Tel. (44) 7000 582 368, FAX (44) 1189 328 148 EUROPE:

Technical Inquiries: GERMANY: (49) 89 95086 0 (Munich), UNITED KINGDOM: (44) 1344 865 900 (Ascot),

FRANCE: (33) 1 40 83 68 00 (Paris), SWEDEN: (46) 8 594 607 00 (Stockholm), FINLAND: (358) 9 4354 2800 (Helsinki),

ITALY: (39) 02 6608131 (Milan), SPAIN: (34) 1 807 1441 (Madrid)

Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Copyright © 2000 Lucent Technologies Inc. All Rights Reserved

JAPAN:

Lucent Technologies