Linear IC Converter смоз

D/A Converter for Digital Tuning (Compatible with I²C Bus)

MB88141A

DESCRIPTION

The FUJITSU MB88141A is an 8-bit D/A converter with 12 built-in channels.

The 12 analog output channels have built-in OP Amps, providing large current drive capability.

Data input is compatible with I²C specifications, and is controlled by two control lines.

The built-in I/O expander function allows the MB88141A to be controlled by devices incompatible with I²C bus specifications (provides conversion between I²C serial and 8- or 4-bit parallel I/O).

The MB88141A is ideal for replacing electronic knob or pre-set variable resistance tuning devices.

FEATURES

- Ultra-low power consumption (0.9 mW/channel Typ.)
- Ultra-compact package
- Built-in 12-channel R-2R type 8-bit D/A converter
- Built-in analog output amplifier (maximum sink current 1.0 mA, maximum source current 1.0 mA)
- Analog output range 0 V to Vcc

(Continued)



"Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips."

PACKAGES

(Continued)

- 5 V single power supply
- Power supply/GND for MCU interface and OP Amp is separate from power supply/GND for D/A converter
- Power supply for D/A converter is divided into two systems for VDDI/VSSI (AO1 to AO4) and VDD2/VSS2 (AO5 to AO12), allowing separate level settings for each system
- Compatible with serial data input, I²C specifications
- Built-in I/O expander function (converts between I²C serial and 8-or 4-bit parallel)
- CMOS process
- Packages : DIP 24-pin, SOP 24-pin, SSOP 24-pin



■ PIN DESCRIPTION

Pin no.	Symbol	Circuit Type	I/O	Description
21	SDA	С	I/O	I ² C bus data input/output pin (hysteresis input). Outputs the acknowledge signal.
20	SCL	В	Ι	I ² C bus shift clock input pin (hysteresis input) .
19	MOD	A	I	D/A converter and I/O expander mode switching pin. *1, *2 Input "L" to operate as a D/A converter, "H" to operate as I/O expander and D/A converter.
16 17 18	CS0 CS1 CS2	A	I	These pins set the lower 3 bits of the slave address. *1 This allows up to eight MB88141A chips to be used on the same bus line.
1 2 3 4	AO1 AO2 AO3 AO4	D	0	8-bit D/A outputs with OP Amp. *2
5 6 7 8 9 10 11 12	AO5/D7 AO6/D6 AO7/D5 AO8/D4 AO9/D3 AO10/D2 AO11/D1 AO12/D0	E	I/O	8-bit D/A outputs with OP Amp. * ² In I/O expander operation, these pins function as parallel data in- put/output pins.
13	VCC	Power supply		Power supply pin for digital circuits and OP Amp.
24	GND	GND		GND pin for digital circuits and OP Amp.
22	VDD1	Power supply		Reference power supply pin for D/A converter (H) . AO1 to AO4.
23	VSS1	Power supply		Reference power supply pin for D/A converter (L) . AO1 to AO4.
15	VDD2	Power supply		Reference power supply pin for D/A converter (H) . AO5 to AO12.
14	VSS2	Power supply	—	Reference power supply pin for D/A converter (L) . AO5 to AO12.

*1: The MOD and CS0-CS2 pins should be used with fixed level input.

*2: When using the I/O expander function together with the D/A converter function, take care that D/A converter output precision is within a range that will not affect overall system operation.

BLOCK DIAGRAM



■ I/O CIRCUIT TYPE



(Continued)

(Continued)

Туре	Circuit	Remarks
E	Pch Tr Analog/digital output Analog/digital output	Analog/digital input/output pin
	Analog feedback	
	Mode control Digital input	

Note : Circuit types B and C are I²C bus pins. Caution should be taken in using these pins because when the VCC power is off current from the I²C bus line power supply VCCS can enter the VCC side of the device power supply.



DATA CONFIGURATION

The MB88141A has the following data configuration the two operating modes (D/A converter (12-channel) and I/O expander plus D/A converter), selected by the MOD pin.

1. For D/A Converter (12-channel) Operation (MOD = "L")

(1) I²C Bus Format

First	S6►S0	R/W		C7——►C0		D7►D0		Last			
S	Slave address (7 bits)	0	А	Channel selection (8 bits)	А	D/A data (8 bits)	А	Ρ			
Sent from master device : Sent from MB88141A (slave device) S: "Start" condition P: "Stop" condition A: "Acknowledge" output											

(2) Slave Address Comparison (7 bits)

	Slave	addr	ess in	put (7	bits)	
S6	S5	S4	S3	S2	S1	S0
1	0	0	1	0	0	0
1	0	0	1	0	0	1
1	0	0	1	0	1	0
1	0	0	1	0	1	1
1	0	0	1	1	0	0
1	0	0	1	1	0	1
1	0	0	1	1	1	0
1	0	0	1	1	1	1

Ir	nterna	lly fixe	ed	Exte	ernally	set
CS6	CS5	CS4	CS3	CS2	CS1	CS0
1	0	0	1	0	0	0
1	0	0	1	0	0	1
1	0	0	1	0	1	0
1	0	0	1	0	1	1
1	0	0	1	1	0	0
1	0	0	1	1	0	1
1	0	0	1	1	1	0
1	0	0	1	1	1	1

Address comparison: Operates only for devices whose own slave address (internally fixed CS6 to CS3 and externally set CS2 to CS0) matches the slave address input value.

(3) R/W Selection (1 bit)

Fixed at "0" (the D/A converter performs write operations only) .

(4) Channel Selection (8 bits)

C7	C6	C5	C4	C3	C2	C1	C0	Channel select
×	×	×	×	0	0	0	0	All channels selected *1
×	×	×	×	0	0	0	1	AO1 selected
1	1	ł	ł	٤	١	ł	ł	ł
×	×	×	×	1	1	0	0	AO12 selected
×	×	×	×	1	1	0	1	Don't Care
×	×	×	×	1	1	1	0	Don't Care
×	×	×	×	1	1	1	1	All channels selected *2

$\times\,$: Don't Care

*1: The 1 byte of data following the channel selection is set on all channels (all channels set to same data value).

	S	Slave address (7 bits)	0	А	X X X X 0 0 0 0	А	D/A data (8 bits)	А	Ρ
--	---	------------------------	---	---	-----------------	---	-------------------	---	---

*2: The 12 bytes of data following the channel selection are set on all channels (all channels set to separate data values) .

S	Slave address	0	А	X X X X1	111	А	AO1 data	А		-	AO12 data	А	Ρ
: Sent from master device : Sent from MB88141A (slave device)													

S : "Start" condition P : "Stop" condition

A : "Acknowledge" output

Note: Setting will repeat, continuing in order from ch1, until the start and stop conditions are acknowledged.

(5) D/A Data (8 bits)

D7	D6	D5	D4	D3	D2	D1	D0	D/A output					
0	0	0	0	0	0	0	0	$\cong V_{SS}$					
0	0	0	0	0	0	0	1	\cong (Vref / 256) \times 1 + Vss					
0	0	0	0	0	0	1	0	\cong (Vref / 256) × 2 + Vss					
١	2	1	1	2	ł	2	2	1					
1	1	1	1	1	1	1	0	\cong (VREF / 256) \times 254 + Vss					
1	1	1	1	1	1	1	1	\cong (VREF / 256) \times 255 + Vss					

Note: $V_{REF} = V_{DD} - V_{SS}$

2. For D/A Converter + I/O Expander Operation (MOD = "H")

(1) I²C Bus Format



(2) Slave Address Comparison (7 bits)

Slave address comparison is the same as for D/A converter (12-channel) operation (see "1. (2) "Slave Address Comparison"), with the exception that the CS2 setting determines the number of D/A converter channels and the number of I/O expander bits.

CS2	D/A converter	I/O expander		
0	4 channels (AO1 to AO4)	8 bits (D7 to D0)		
1	8 channels (AO1 to AO8)	4 bits (D3 to D0)		

When CS2 = "1" is selected, the upper 4 bits (D7 to D4) of write operations (I²C bus to parallel interface) are ignored, and the upper 4 bits of read operations (parallel interface to I²C bus) are output at "0" (low).

(3) R/W Selection (1 bit)

R/W	I/O expander operation	D/A converter operation
0	I^2C bus input \rightarrow parallel data output	I ² C bus input \rightarrow analog output
1	Parallel data input \rightarrow I ² C bus output	_

C6 C1 **C7** C5 C4 C3 C2 C0 **Channel select** 0 0 0 0 I/O expander operation × \times \times × 0 0 1 AO1 selected \times \times × 0 \times l l l l l l l l l 1 0 AO4 selected Х Х \times Х 0 0 1 1 Don't care (AO5 selected) 0 0 \times \times \times \times l ١ ١ l ١ ۱ ١ ł 1 1 0 0 0 Don't care (AO8 selected) \times \times \times \times 1 0 0 1 Don't Care \times \times \times \times l l l 2 l l l l l 1 1 1 0 Don't Care \times \times \times \times 1 1 I/O expander continuous operation \times \times × 1 1 \times

(4) Channel Selection (8 bits)

(): When using D/A converter 8 channel, I/O expander 4 bit operation.

 $\times\,$: Don't Care

(5) D/A Data (8 bits)

Same as "1 (5) D/A Data (8 bits)".

(6) I/O Expander Continuous Operation

 I^2C bus input \rightarrow parallel data output

S	Slave address	0	А	X X X X1 1 1 1	А	Digital data	А		Digital data	А	Ρ
---	------------------	---	---	----------------	---	--------------	---	--	--------------	---	---

Note: In continuous operation, operation continues until start and stop conditions are acknowledged.

Parallel data input $\rightarrow I^2C$ bus output

S	Slave address	1	А	Digital data	А	Digital data	A		Digital data	А	Ρ
---	------------------	---	---	--------------	---	--------------	---	--	--------------	---	---

	: Sent from master device		: Sent from MB88141A (slave device)		
S	: "Start" condition	Ρ	: "Stop" condition	А	: "Acknowledge" output

■ TIMING DIAGRAM (I²C BUS SPECIFICATIONS)

"Start" condition SDA input	Data change S4 S3 S2 S1	"Acknowledge" response S0 XR/WACK/ C7 X C6 X C5 X	"Acknowledge" response XC0 ACK D7 D6	"Acknowledge" "Stop" response condition
input 1/2	_3_4_56	7 8 9 10 11 12	17\18\19\20\	2627 Delay
AO1	Analog output			
D0 to <u>D7</u> output	HiZ state	Load data		Delay Digital output
D0 to <u>D7</u> input	HiZ input			
SDA output	HiZ state	response ACK/D7 \ D6 \ D5 \		D0)(D7)

Note:

- The SDA input acknowledge response (ACK) is an output signal from the MB88141A.
- The D0-D7 input and output timing represent the timing of switching to write and read operations respectively. Also, D0-D7 input remains in HiZ state between the end of a read operation and the acknowledgment of the next I/O write signal.

■ ANALOG OUTPUT VOLTAGE RANGE



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol Conditions		Rat	Unit	
Faidilielei	Symbol	Conditions	Min.	Max.	Om
	Vcc		-0.3	+7.0 *	V
Supply voltage	Vdd		-0.3	+7.0 *	V
	Vss	With reference to GND, at Ta = $+25 ^{\circ}\text{C}$	-0.3	+7.0 *	V
Input voltage	Vin		-0.3	Vcc + 0.3	V
Output voltage	Vout		-0.3	Vcc + 0.3	V
Power consumption	PD	—	—	250	mW
Operating temperature Ta		—	-20	+85	°C
Storage temperature	Tstg	—	-55	+120	°C

*: $V_{CC} \ge V_{DD1} \ge V_{SS1}$, $V_{CC} \ge V_{DD2} \ge V_{SS2}$

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions		Unit		
Farameter	Symbol	Conditions	Min.	Тур.	Max.	Onit
Supply voltage 1	Vcc	—	4.50	5.00	5.50	V
Supply voltage i	GND	—	—	0	—	V
Supply voltage 2	Vdd1	$V_{CC} \geq V_{DD1} > V_{SS1}$	2.00		Vcc	V
Supply voltage 2	Vss1	$V_{DD1} - V_{SS1} \ge 2.0 \text{ V}$			3.50	V
Supply voltage 3	Vdd2	$V_{CC} \ge V_{DD2} > V_{SS2}$	2.00		Vcc	V
Supply voltage 5	Vss2	$V_{DD2} - V_{SS2} \ge 2.0 \text{ V}$	0.00		3.50	V
	AL	Source current	0		1.00	mA
	Іан	Sink current	0	—	1.00	mA
Oscillator limit output capacitance	Col	—			1.00	μF
Digital data setting range		—	#00		#FF	
Operating temperature	Та	—	-20		+85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(1) Digital Circuits

$(VCC = +5 V \pm 10\%, GND = 0 V, Ta = -20 \circ C to +85 \circ C)$

Parameter	Symbol	Pin namo	Conditions		Unit		
Faranieler	Symbol		Conditions	Min.	Тур.	Max.	Onit
Supply voltage	Vcc			4.50	5.00	5.50	V
Supply current		VCC	SCL = 400 kHz, no load		1.00	3.70	mA
Input leak current	Iilk	SDA, SCL	$V_{IN} = 0$ to V_{CC}	-10		+10	μA
"L" level input voltage	VIL	CS0, CS1 CS2 MOD		0		0.30 Vcc	V
"H" level input voltage	Vін	D0 to D7		0.70 Vcc		Vcc	V
Input hysteresis width	VHYS	SDA, SCL		0.05 Vcc			V
"H" level output voltage	Vон	D0 to D7	Іон = -400 μА	Vcc-0.4		—	V
	Vol1		lo∟ = 2.5 mA	—		0.40	v
"L" level output voltage	age Vol2		lo∟ = 3.0 mA			0.40	V
	Vol3	50A	lo∟ = 6.0 mA			0.60	v

(2) Analog Circuits 1

(VCC = +5 V \pm 10%, GND = 0 V, Ta = -20 °C to +85 °C)

Paramotor	Symbol	Pin name Conditions			Unit		
Farameter	Symbol	Finnanie	Conditions	Min.	Тур.	Max.	Unit
Current consumption	ldd	VDD1,	No load I _{DD} = I _{DD1} + I _{DD2}		1.20	2.50	mA
	Vdd	VDD2	$V_{\rm DD4}$ $V_{\rm DD4} > 2.0 V_{\rm C}$	2.0	_	Vcc	
Analog voltage	Vss	VSS1, VSS2	$V_{DD2} - V_{SS2} \ge 2.0 V$	GND	_	3.5	V
Resolution	Res				8		bit
Monotonic increase	Rem	AO1	No load		8	—	bit
Non-linearity error	LE	AO12	$V_{SS1}, V_{SS2} \ge 0.1 V$	-1.5	_	+1.5	LSB
Differential linearity error	Dle			-1.0		+1.0	LSB

Non-linearity error :

Error in the input/output curve with respect to a straight line connecting output voltage at "00" and output voltage at "FF" levels.

Differential linearity error :

Deviation from ideal voltage with respect to a 1-bit increase in digital value.



(3) Analog Circuits 2

(VCC = VDD1 = VDD2 = +5 V, GND = VSS1 = VSS2 = 0 V, Ta = -20 °C to +85 °C)

Parameter Symbol		Pin name Conditions				Unit		
Farameter	Symbol	Fininanie	Cond	110115	Min.	Тур.	Max.	Unit
Output minimum voltage 1	VAOL1		$I_{\text{AL}}=0\;\mu A$	Digital data "00"	Vss	—	Vss + 0.1	V
Output minimum voltage 2	VAOL2		$I_{\text{AL}}=500~\mu\text{A}$		V ss - 0.2	Vss	Vss + 0.2	V
Output minimum voltage 3	VAOL3		I _{AH} = 500 μ A		Vss	—	Vss + 0.2	V
Output minimum voltage 4	VAOL4		$I_{AL} = 1.0 \text{ mA}$		V ss - 0.3	Vss	Vss + 0.3	V
Output minimum voltage 5	VAOL5	AO1	I _{АН} = 1.0 mA		Vss		Vss + 0.3	V
Output maximum voltage1	VAOH1	AO12	$I_{\text{AL}}=0\;\mu A$		$V_{\text{DD}}-0.1$	—	Vdd	V
Output maximum voltage2	VAOH2		$I_{\text{AL}}=500~\mu\text{A}$		$V_{\text{DD}}-0.2$	—	Vdd	V
Output maximum voltage3	Vаонз		Іан = 500 μА	"FF"	$V_{\text{DD}}-0.2$	Vdd	V _{DD} + 0.2	V
Output maximum voltage4	VAOH4		$I_{AL} = 1.0 \text{ mA}$		$V_{\text{DD}}-0.3$		Vdd	V
Output maximum voltage5	Vaoh5		I _{АН} = 1.0 mA		$V_{\text{DD}}-0.3$	Vdd	$V_{\text{DD}} + 0.3$	V

2. AC Characteristics

		_		V	alue				
Parameter		Symbol	Con- dition	Standa	rd mode	High-spee	ed mode	Unit	
				Min.	Max.	Min.	Max.		
SCL clock	frequency		fsc∟	—	0	100	0	400	kHz
Bus free ti and "start"	me betweer condition	n "stop" condition	t BUF		4.7		1.3	_	
Hold time The first cl this interva	(resend) "st ock pulse is al.	art" condition. s generated after	t hd ; sta	_	4.0		0.6		
SCL clock	low hold tin	ne	tLOW	—	4.7	_	1.3		μ5
SCL clock	high hold ti	me	tніgн	—	4.0	—	0.6		
Resend "s	tart" conditi	on setup time	t su ; sta	—	4.7	—	0.6		
Data hold time		t hd ; dat	—	0	—	0	0.9		
Data setup time		tsu ; dat	—	250	—	100			
SDA and SCL signal fall time		tR	—		1000	20 + 0.1 Cb	300	ns	
SDA and S	SCL signal r	ise time	t⊧	—	—	300	20 + 0.1 Cb	300	
"Stop" con	dition setup	time	t su ; sто		4.0		0.6		μs
Pulse widt filter	h of spike si	uppressed by input	ts₽				0	50	
Output fall	time when	Sink current 3mA		_		250	20 + 0.1 Cb	250	ns
bus capacitance is between 10 pF and 400 pF		Sink current 6mA	tof				20 + 0.1 Cb	250	
I ² C bus line capacitance load		Cb	—		400		400	pF	
D/A Analog output settling time		t DL ; AO	*1		100		100	μs	
	Digital out	put delay time	tdl;do	*2		300	_	300	
I/O	Input oper	n time	tdz; di	*3	200		200	_	ns
expander	Digital input	ut setup time	tsu ; DI		250		100		
	Digital input	ut hold time	thd ; di		0.9		0.9		μs

*1: Load condition 1



*2: Load condition 2



*3 : The I/O expander input open time value applies to a read operation following an I/O write operation, or to an I/O write operation following a read operation.



■ ORDERING INFORMATION

Part number	Package	Remarks
MB88141AP	24-pin plastic DIP (DIP-24P-M02)	
MB88141APF	24-pin plastic SOP (FPT-24P-M01)	
MB88141APFV	24-pin plastic SSOP (FPT-24P-M03)	

■ PACKAGE DIMENSIONS



(Continued)

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0101 © FUJITSU LIMITED Printed in Japan