

# 1100MHz Very Low Current Multi-Modulus Divider

# **Features**

- Operation to 1100MHz
- Very Low Power
- Single Supply Operation 2.7V to 5.25V
- Power Down Facility for Battery Economy
- Latched Modulus Control Input
- Push Pull Output Drive
- ESD Protection on All Pins†

# **Applications**

- Cellular Telephones
- Cordless Telephones
- Mobile Radio
  - † ESD precautions must be observed

DS3830 ISSUE 4.2 September 1999

#### **Ordering Information**

SP8715/IG/MPAS Industrial Temperature Range Miniature Plastic SOIC Package SP8715/IG/MPAC As Above supplied on Tape and Reel

#### **Description**

The SP8715 is a switchable divide by 64/65, 128/129 programmable divider which is guaranteed to operate up to 1100MHz. It will operate from a supply of 2.7V to 5.25V and requires typically 3.6mA (including the output current). It also features a power down facility for battery economy.

The RF inputs are internally biased and should be capacitively coupled to the signal source. The output is designed to interface with CMOS synthesisers.




Figure 1 Block Diagram




Figure 2 Pin Connections

## **Absolute Maximum Ratings**

Supply voltage (V<sub>EE</sub>=0V) (note 1) -0.5V to 7V

Control and RF inputs,

RF output ( $V_{EE} = 0V$ ) (note 1)-0.5V to  $V_{CC} + 0.5V$  RF input current (note 1) 10mA Operating temperature -40°C to +85°C Storage temperature range -55°C to +150°C Maximum junction temperature +150°C

NOTE 1. Duration <2 minutes.

#### **Electrical Characteristics**

Guaranteed over the following conditions (unless otherwise stated):

 $V_{CC}$ =+2.7V to +5.25V (with respect to  $V_{EE}$ ), Output load (pin 4) = 10pF,  $T_{amb}$  = -40°C to +85°C (note 2)

	Value				0 - 177	
Characteristi	Min.	Тур.	Max.	Units	Conditions	
Supply current	(note 3)		3.6	4.2	mA	Power down input low
Supply current	(note 3)		8	50	μΑ	Power down input high
Power down high		V <sub>CC</sub> -0.5		V <sub>CC</sub>	V	
Power down low		0		V <sub>CC</sub> -2.0	V	
Modulus control high	0.6V <sub>CC</sub>		V <sub>CC</sub>	V	Divide by 64 or 128	
Modulus control low (note 4)		0		0.4V <sub>CC</sub>	V	Divide by 65 or 129
Ratio select high	(note 4, 9)	0.6V <sub>CC</sub>		V <sub>CC</sub>	V	Divide by 64 or 65
Ratio select low	(note 4, 9)	0		0.4V <sub>CC</sub>	V	Divide by 128 or 129
Max. sinewave input free	1100			MHz	See Figure 5	
Min. sinewave input fred			200	MHz	See Figure 5	
Min. RF input voltage				50	mV RMS	RF input 200MHz to 1100MHz. See Figure 5
Max. RF input voltage	200			mV RMS	•	

#### **Electrical Characteristics (Continued)**

## Guaranteed over the following conditions (unless otherwise stated):

 $V_{CC}$ =+2.7V to +5.25V (with respect to  $V_{FF}$ ), Output load (pin 4) = 10pF,  $T_{amb}$  = -40°C to +85°C (note 2)

Observation to the	Value				0 1111
Characteristic	Min.	Тур.	Max.	Units	Conditions
Output level (pin 4)	500	600			mV p-p
Modulus set-up time, t <sub>s</sub> (notes 5,6,8)	20			ns	RF input = 1GHz
Modulus hold time, t <sub>h</sub> (notes 6,8)			1	ns	RF input = 1GHz
Power down time, t <sub>pd</sub> (notes 7,8)			10	μs	See Figure 9
Power down recovery time, t <sub>pu</sub>			6	μs	See Figure 9
(notes 7,8)					

#### **NOTES**

- All electrical testing is performed at +85°C.
- 3. Typical values are measured at  $+25^{\circ}$ C and  $V_{CC} = +5V$ .
- 4. Modulus Control and Ratio Select are high impedance inputs which can be driven directly by standard CMOS outputs.
- 5. Modulus control is latched at the end of the previous cycle.
- 6. See Figure 4.
- 7. See Figure 8.
- 8. These parameters are not tested but are guaranteee by design.
- 9. The ratio select pin is not intended to be switched dynamically.

#### **OPERATING NOTES**

The RF inputs are biased internally and are normally coupled to the signal source with suitable capaitors.


The output stage has a novel design and is intended to drive a CMOS synthesiser input. External pull-down resistors or circuits are not required. The SP8715 is not suitable for driving TTL or similar devices.

The device will operate down to DC frequencies for non-sinusoidal signals provided that the input slew rate is better than 100V/µs.

POWER DOWN (pin 7) is connected internally to a pull-down resistor. If the battery economy facility is not used, pin 7 should be either left unconnected or connected to  $V_{\text{EE}}$ .


Ratio Select (Pin 3)	Modulus Control (Pin 6)	Division Ratio		
L L H	L H L H	129 128 65 64		

**Table 1 Truth Table** 



\* Tested as specified in table of Electrical Characteristics

Figure 3 Typical Input Characteristics



**Figure 4 Modulus Control Timing Diagram** 




Figure 5 Toggle Frequency Test Circuit




Figure 6 Typical S11 parameter for pin 1.  $V_{CC} = +5.0V$ 




Figure 7 Typical Input Impedance v. Frequency

FREQ-MHZ	<b>R</b> (Ω)	jx (Ω)
130.000	255.068	-733.538
153.600	153.362	-688.623
177.200	153.330	-583.339
200.800	115.187	-545.839
224.400	88.649	-482.377
248.000	80.815	-441.798
271.600	71.050	-411.502
295.200	56.207	-369.645
318.800	39.526	-346.620
342.400	41.338	-323.129
366.000	38.779	-304.804
389.600	39.210	-280.556
413.200	23.809	-269.674
436.800	21.221	-255.279
460.400	27.545	-245.161
484.000	23.333	-234.680
507.600	22.227	-224.572
531.200	19.931	-211.375
554.800	17.767	-203.241
578.400	17.636	-194.613
602.000	14.607	-186.545
625.600	12.479	-182.049
649.200	13.075	-174.839
672.800	12.891	-168.320
696.400	12.583	-160.468
720.000	11.250	-156.267
743.600	10.213	-149.642
767.200	10.187	-145.328
790.800	11.269	-143.144
814.400	11.081	-137.557
838.000	10.509	-132.750
861.600	10.063	-129.254
885.200	10.172	-124.495
908.800	10.745	-120.568
932.400	10.841	-118.100
956.000	10.884	-113.395
979.600	12.260	-109.552
1003.20	12.984	-105.975
1026.80	14.508	-103.110
1050.40	16.625	-99.886
1074.00	19.260	-98.149
1097.60	22.799	-98.605
1121.20	23.285	-99.907
1144.80	21.149	-100.925
1168.40	18.956	-99.639
1192.00	16.434	-98.425
1215.60	14.377	-95.033
1239.20	13.743	-92.553
1262.80	12.711	-89.249
1286.40	12.776	-86.081
1310.00	12.598	-82.581

Table.2 Coefficients for Figure 7




Figure 8 Power Up and Power Down





Figure 9 Power-Down Time Test Circuit



	Min	Max	Min	Max		
	mm	mm	inch	inch		
Α	1.35	1.75	0.053	0.069		
A1	0.10	0.25	0.004	0.010		
D	4.80	5.00	0.189	0.197		
Н	5.80	6.20	0.228	0.244		
E	3.80	4.00	0.150	0.157		
L	0.40	1.27	0.016	0.050		
е	1.27	BSC	0.050 BSC			
b	0.33	0.51	0.013	0.020		
С	0.19	0.25	0.008	0.010		
0	O°	8 <b>°</b>	0°	8°		
h	0.25	0.50	0.010	0.020		
	Pin Features					
N	3	3	8			
Conforms to JEDEC MS-012AA Iss. C						

#### Notes:

- 1. The chamfer on the body is optional. If not present, a visual index feature, e.g. a dot, must be located within the cross—hatched area.
- 2. Controlling dimensions are in inches.
- 3. Dimension D do not include mould flash, protusion or gate burrs. These shall not exceed 0.006" per side.
- 4. Dimension E1 do not include inter-lead flash or protusion. These shall not exceed 0.010" per side.
- 5. Dimension b does not include dambar protusion / intrusion. Allowable dambar protusion shall be 0.004" total in excess of b dimension.

© Zarlink Semiconductor 2002 All rights reserved.							Package Code		
ISSUE	1	2	3	4	5			Previous package codes	Package Outline for
ACN	6745	201936	202595	203705	212424		ZARLINK SEMICONDUCTOR	MP / S	8 lead SOIC (0.150" Body width)
DATE	5Apr95	27Feb97	12Jun97	9Dec97	22Mar02			,	,
APPRD.									GPD00010



# For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's  $I^2C$  components conveys a licence under the Philips  $I^2C$  Patent rights to use these components in an  $I^2C$  System, provided that the system conforms to the  $I^2C$  Standard Specification as defined by Philips.

Zarlink and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright 2002, Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE