HYNIX SEMICONDUCTOR INC.
8-BIT SINGLE-CHIP MICROCONTROLLERS

GMS90C320

User's Manual (Ver. 1.2)

REVISION HISTORY

VERSION 1.2 (Oct. 2000) This book

Correct the pin number of 44-MQFP package type on page 6.

VERSION 1.1 (Oct. 1999) Before version

Version 1.2

Published by
MCU Application Team

Additional information of this manual may be served by Hynix semiconductor offices in Korea or Distributors and Representatives listed at address directory.

Hynix semiconductor reserves the right to make changes to any information here in at any time without notice.

The information, diagrams and other data in this manual are correct and reliable; however, Hynix semiconductor is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.

Device Naming Structure



GMS90C320 ordering information

Operating Voltage (V)	**Device Name**	**ROM size** (bytes)	**RAM size** (bytes)	**Operating max. Frequency** (MHz)	**Package Type**
4.25~5.5	GMS90C320 40 GMS90C320 PL40 GMS90C320 Q40	ROM-less	256	40	40PDIP 44PLCC 44MQFP
	GMS90C320 50 GMS90C320 PL50 GMS90C320 Q50	ROM-less	256	50	40PDIP 44PLCC 44MQFP
2.7~5.5	GMS90L320 GMS90L320 PL GMS90L320 Q	ROM-less	256	24	40PDIP 44PLCC 44MQFP

GMS90C320/L320

CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
ROM-less Version for 90C52

Operating Voltage (V)	Device Name	ROM	RAM	Operating Frequency (MHz)
4.25~5.5	GMS90C320	ROM-less	256 × 8bit	40/50
2.7~5.5	GMS90L320	ROM-less	256 × 8bit	24

Features

- **Fully compatible to standard MCS-51 microcontroller**
- **Versions for 40/50 MHz operating frequency**
- **Low voltage version for 24MHz operating frequency**
- **256 bytes of on-chip data RAM**
- **64K external program memory space**
- **64K external data memory space**
- **Four 8-bit ports**
- **Three 16-bit Timers/Counters (Timer 2 with up/down counter feature)**
- **USART**
- **Six interrupt sources, two priority levels**
- **Power saving Idle and power down mode**
- **2.7Volt low voltage version available**
- **P-DIP-40, P-LCC-44, P-MQFP-44 package**



The GMS90C320 described in this document is compatible with the standard 80C32 can be used for all present standard 80C32 applications.

44-PLCC Pin Configuration

(top view)

(P-LCC-44)



40-PDIP Pin Configuration

(top view)

(P-DIP-40)



44-PLCC Pin Configuration

(top view)

(P-MQFP-44)





Logic Symbol

Pin Definitions and functions

Symbol	Pin Number			Input/ Output	Function
	P-LCC-44	P-DIP-40	P-MQFP-44		
P1.0-P1.7	2-9	1-8	40-44, 1-3	I/O	**Port1** is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-up resistors and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the pulls-ups (I_{IL}, in the DC characteristics). Pins P1.0 and P1.1 also. Port 1 also receives the low-order address byte during program memory verification. Port1 also serves alternate functions of Timer 2.
	2	1	40		P1.0/T2: Timer/counter 2 external count input
	3	2	41		P1.1/T2EX: Timer/counter 2 trigger input
P3.0-P3.7	11,13-19	10-17	5, 7-13	I/O	**Port 3** is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state they can be used as inputs. As inputs, port 3 pins being externally pulled low will source current (I_{IL}, in the DC characteristics) because of internal pulls-up resistors. Port 3 also serves the special features of the 80C51 family, as listed below.
	11	10	5		P3.0/RxD receiver data input (asynchronous) or data input output (synchronous) of the serial interface 0
	13	11	7		P3.1 / TxD transmitter data output (asynchronous) or clock output (synchronous) of the serial interface 0
	14	12	8		P3.2 / $\overline{\text{INT0}}$ $\overline{\text{interrupt 0 input}}$ / timer 0 gate control
	15	13	9		P3.3 / $\overline{\text{INT1}}$ $\overline{\text{interrupt 1 input}}$ / timer 1 gate control
	16	14	10		P3.4 / T0 counter 0 input
	17	15	11		P3.5 / T1 counter 1 input
	18	16	12		P3.6 / $\overline{\text{WR}}$ the write control signal latches the data byte from port 0 into the external data memory
	19	17	13		P3.7 / $\overline{\text{RD}}$ the read control signal enables the external data memory to port 0
XTAL2	20	18	14	O	**XTAL2** Output of the inverting oscillator amplifier
XTAL1	21	19	15	I	**XTAL1** Input to the inverting oscillator amplifier and input to the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is divided down by a divide-by-two flip-flop. Minimum and maximum high and low times as well as rise fall times specified in the AC characteristics must be observed.

Symbol	Pin Number			Input/ Output	Function
	P-LCC-44	P-DIP-40	P-MQFP-44		
P2.0-P2.7	24-31	21-28	18-25	I/O	**Port 2** Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors and can be used as inputs. As inputs, port 2 pins that are externally pulled low will source current because of the pulls-ups (I_{IL}, in the DC characteristics). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 special function register.
$\overline{\text{PSEN}}$	32	29	26	O	The **Program Store Enable** The read strobe to external program memory when the device is executing code from the external program memory. $\overline{\text{PSEN}}$ is activated twice each machine cycle, except that two $\overline{\text{PSEN}}$ activation are skipped during each access to external data memory. $\overline{\text{PSEN}}$ is not activated during fetches from internal program memory.
RESET	10	9	4	I	**RESET** A high level on this pin for two machine cycles while the oscillator is running resets the device. An internal diffused resistor to V_{SS} permits power-on reset using only an external capacitor to V_{CC}.
ALE	33	30	27	O	The **Address Latch Enable** Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory.
$\overline{\text{EA}}$	35	31	29	I	**External Access Enable** $\overline{\text{EA}}$ must be external held low to enable the device to fetch code from external program memory locations 0000_H to $FFFF_H$. If $\overline{\text{EA}}$ is held high, the device executes from internal program memory unless the program counter contains an address greater than its internal memory size.
P0.0-P0.7	43-36	39-32	37-30	I/O	**Port 0** Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the GMS97C5x. External pull-up resistors are required during program verification.
V_{SS}	22	20	16	-	**Circuit ground potential**
V_{CC}	44	40	38	-	**Supply terminal** for all operating modes
N.C.	1,12, 23,34	-	6,17, 28,39	-	**No connection**

Function Description

The GMS90 series is fully compatible to the standard 8051 microcontroller family.

It is compatible with the standard 80C32. While maintaining all architectural and operational characteristics of the standard 80C32, the GMS90C320 incorporates some enhancements in the Timer 2 unit.

Figure 1 shows a block diagram of the GMS90C320



Figure 1 Block Diagram of the GMS90C320

CPU

The GMS90C320 is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44% one-byte, 41% two-byte, and 15% three-byte instructions. With a 12 MHz crystal, 58% of the instructions are executed in 1.0μs.

Special Function Register PSW

	MSB							LSB	
Bit No.	7	6	5	4	3	2	1	0	
Addr. $D0_H$	CY	AC	F0	RS1	RS2	OV	F1	P	PSW

Bit		Function
CY		**Carry Flag**
AC		**Auxiliary Carry Flag** (for BCD operation)
F0		**General Purpose Flag**
RS1	**RS0**	**Register Bank select control bits**
0	0	Bank 0 selected, data address 00_H-07_H
0	1	Bank 1 selected, data address 08_H-$0F_H$
1	0	Bank 2 selected, data address 10_H-17_H
1	1	Bank 3 selected, data address 18_H-$1F_H$
OV		**Overflow Flag**
F1		**General Purpose Flag**
P		**Parity Flag** Set/cleared by hardware each instruction cycle to indicate an odd/ even number of “one” bits in the accumulator, i.e. even parity.

Reset value of PSW is 00_H.

Special Function Registers

All registers, except the program counter and the four general purpose register banks, reside in the special function register area.

The 27 special function registers (SFR) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. There are also 128 directly addressable bits within the SFR area.

All SFRs are listed in **Table 1**, **Table 2**, and **Table 3**.

In **Table 1** they are organized in numeric order of their addresses. In **Table 2** they are organized in groups which refer to the functional blocks of the GMS90C320. **Table 3** illustrates the contents of the SFRs.

Table 1
Special Function Registers in Numeric Order of their Addresses

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80_H	**P0**[1]	**FF_H**	**$A0_H$**	**P2**[1]	**FF_H**
81_H	SP	07_H	$A1_H$	reserved	XX_H[2]
82_H	DPL	00_H	$A2_H$	reserved	XX_H[2]
83_H	DPH	00_H	$A3_H$	reserved	XX_H[2]
84_H	reserved	XX_H[2]	$A4_H$	reserved	XX_H[2]
85_H	reserved	XX_H[2]	$A5_H$	reserved	XX_H[2]
86_H	reserved	XX_H[2]	$A6_H$	reserved	XX_H[2]
87_H	PCON	$0XXX0000_B$[2]	$A7_H$	reserved	XX_H[2]
88_H	**TCON**[1]	**00_H**	**$A8_H$**	**IE**[1]	**$0X000000_B$**[2]
89_H	TMOD	00_H	$A9_H$	reserved	XX_H[2]
$8A_H$	TL0	00_H	AA_H	reserved	XX_H[2]
$8B_H$	TL1	00_H	AB_H	reserved	XX_H[2]
$8C_H$	TH0	00_H	AC_H	reserved	XX_H[2]
$8D_H$	TH1	00_H	AD_H	reserved	XX_H[2]
$8E_H$	reserved	XX_H[2]	AE_H	reserved	XX_H[2]
$8F_H$	reserved	XX_H[2]	AF_H	reserved	XX_H[2]
90_H	**P1**[1]	**FF_H**	**$B0_H$**	**P3**[1]	**FF_H**
91_H	reserved	00_H	$B1_H$	reserved	XX_H[2]
92_H	reserved	XX_H[2]	$B2_H$	reserved	XX_H[2]
93_H	reserved	XX_H[2]	$B3_H$	reserved	XX_H[2]
94_H	reserved	XX_H[2]	$B4_H$	reserved	XX_H[2]
95_H	reserved	XX_H[2]	$B5_H$	reserved	XX_H[2]
96_H	reserved	XX_H[2]	$B6_H$	reserved	XX_H[2]
97_H	reserved	XX_H[2]	$B7_H$	reserved	XX_H[2]
98_H	**SCON**[1]	**00_H**	**$B8_H$**	**IP**[1]	**$XX000000_B$**[2]
99_H	SBUF	XX_H[2]	$B9_H$	reserved	XX_H[2]
$9A_H$	reserved	XX_H[2]	BA_H	reserved	XX_H[2]
$9B_H$	reserved	XX_H[2]	BB_H	reserved	XX_H[2]
$9C_H$	reserved	XX_H[2]	BC_H	reserved	XX_H[2]
$9D_H$	reserved	XX_H[2]	BD_H	reserved	XX_H[2]
$9E_H$	reserved	XX_H[2]	BE_H	reserved	XX_H[2]
$9F_H$	reserved	XX_H[2]	BF_H	reserved	XX_H[2]

[1] : Bit-addressable Special Function Register

[2] : X means that the value is indeterminate and the location is reserved

Table 1
Special Function Registers in numeric order of their addresses (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
$C0_H$	reserved	XX_H 2)	**$E0_H$**	**ACC** 1)	**00_H**
$C1_H$	reserved	XX_H 2)	$E1_H$	reserved	XX_H 2)
$C2_H$	reserved	XX_H 2)	$E2_H$	reserved	XX_H 2)
$C3_H$	reserved	XX_H 2)	$E3_H$	reserved	XX_H 2)
$C4_H$	reserved	XX_H 2)	$E4_H$	reserved	XX_H 2)
$C5_H$	reserved	XX_H 2)	$E5_H$	reserved	XX_H 2)
$C6_H$	reserved	XX_H 2)	$E6_H$	reserved	XX_H 2)
$C7_H$	reserved	XX_H 2)	$E7_H$	reserved	XX_H 2)
$C8_H$	**T2CON** 1)	**00_H**	**$E8_H$**	reserved	XX_H 2)
$C9_H$	T2MOD	$XXXXXXX0_B$ 2)	$E9_H$	reserved	XX_H 2)
CA_H	RC2L	00_H	EA_H	reserved	XX_H 2)
CB_H	RC2H	00_H	EB_H	reserved	XX_H 2)
CC_H	TL2	00_H	EC_H	reserved	XX_H 2)
CD_H	TH2	00_H	ED_H	reserved	XX_H 2)
CE_H	reserved	XX_H 2)	EE_H	reserved	XX_H 2)
CF_H	reserved	XX_H 2)	EF_H	reserved	XX_H 2)
$D0_H$	**PSW** 1)	**00_H**	**$F0_H$**	**B** 1)	**00_H**
$D1_H$	reserved	XX_H 2)	$F1_H$	reserved	XX_H 2)
$D2_H$	reserved	XX_H 2)	$F2_H$	reserved	XX_H 2)
$D3_H$	reserved	XX_H 2)	$F3_H$	reserved	XX_H 2)
$D4_H$	reserved	XX_H 2)	$F4_H$	reserved	XX_H 2)
$D5_H$	reserved	XX_H 2)	$F5_H$	reserved	XX_H 2)
$D6_H$	reserved	XX_H 2)	$F6_H$	reserved	XX_H 2)
$D7_H$	reserved	XX_H 2)	$F7_H$	reserved	XX_H 2)
$D8_H$	reserved	XX_H 2)	**$F8_H$**	reserved	XX_H 2)
$D9_H$	reserved	XX_H 2)	$F9_H$	reserved	XX_H 2)
DA_H	reserved	XX_H 2)	FA_H	reserved	XX_H 2)
DB_H	reserved	XX_H 2)	FB_H	reserved	XX_H 2)
DC_H	reserved	XX_H 2)	FC_H	reserved	XX_H 2)
DD_H	reserved	XX_H 2)	FD_H	reserved	XX_H 2)
DE_H	reserved	XX_H 2)	FE_H	reserved	XX_H 2)
DF_H	reserved	XX_H 2)	FF_H	reserved	XX_H 2)

1) : Bit-addressable Special Function Register

2) : X means that the value is indeterminate and the location is reserved

Table 2
Special Function Registers - Functional Blocks

Block	Symbol	Name	Address	Content after Reset
CPU	ACC B DPH DPL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer	**$E0_H$** 1) **$F0_H$** 1) 83_H 82_H **$D0_H$** 1) 81_H	00_H 00_H 00_H 00_H 00_H 07_H
Interrupt System	IE IP	Interrupt Enable Register Interrupt Priority Register	**$A8_H$** 1) **$B8_H$** 1)	$0X000000_B$ 2) $XX000000_B$ 2)
Ports	P0 P1 P2 P3	Port 0 Port 1 Port 2 Port 3	**80_H** 1) **90_H** 1) **$A0_H$** 1) **$B0_H$** 1)	FF_H FF_H FF_H FF_H
Serial Channels	PCON SBUF SCON	Power Control Register Serial Channel Buffer Register Serial Channel 0 Control Register	87_H 99_H **98_H** 1)	$0XXX0000_B$ 2) XX_H 3) 00_H
Timer 0 / Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer 0/1 Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	**88_H** 1) $8C_H$ $8D_H$ $8A_H$ $8B_H$ 89_H	00_H 00_H 00_H 00_H 00_H 00_H
Timer 2	T2CON T2MOD RC2H RC2L TH2 TL2	Timer 2 Control Register Timer 2 Mode Register Timer 2 Reload Capture Register, High Byte Timer 2 Reload Capture Register, Low Byte Timer 2, High Byte Timer 2, Low Byte	**$C8_H$** 1) $C9_H$ CB_H CA_H CD_H CC_H	00_H $XXXXXXX0_B$ 2) 00_H 00_H 00_H 00_H
Power Saving Modes	PCON	Power Control Register	87_H	$0XXX0000_B$ 2)

1) Bit-addressable Special Function Registers

2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks

3) X means that the value is indeterminate and the location is reserved

Table 3
Contents of SFRs, SFRs in Numeric Order

Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
80_H	P0								
81_H	SP								
82_H	DPL								
83_H	DPH								
87_H	PCON	SMOD	-	-	-	GF1	GF0	PDE	IDLE
88_H	TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89_H	TMOD	GATE	C/$\overline{T}$	M1	M0	GATE	C/$\overline{T}$	M1	M0
$8A_H$	TL0								
$8B_H$	TL1								
$8C_H$	TH0								
$8D_H$	TH1								
90_H	P1								
98_H	SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99_H	SBUF								
$A0_H$	P2								
$A8_H$	IE	EA	-	ET2	ES	ET1	EX1	ET0	EX0
$B0_H$	P3								
$B8_H$	IP	-	-	PT2	PS	PT1	PX1	PT0	PX0
$C8_H$	T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/$\overline{T2}$	CP/$\overline{RL2}$
$C9_H$	T2MOD	-	-	-	-	-	-	-	DCEN

SFR bit and byte addressable

SFR not bit addressable

- This bit location is reserved.

Table 3
Contents of SFRs, SFRs in Numeric Order (cont'd)

Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CA_H	RC2L								
CB_H	RC2H								
CC_H	TL2								
CD_H	TH2								
$D0_H$	PSW	CY	AC	F0	RS1	RS0	OV	F1	P
$E0_H$	ACC								
$F0_H$	B								

SFR bit and byte addressable

SFR not bit addressable

\- This bit location is reserved.

Timer / Counter 0 and 1

Timer/Counter 0 and 1 can be used in four operating modes as listed in **Table 4**:

Table 4
Timer/Counter 0 and 1 Operating Modes

Mode	Description	TMOD				Input Clock	
		GATE	C/$\overline{T}$	M1	M0	Internal	External (Max.)
0	8-bit timer/counter with a divide-by-32 prescaler	X	X	0	0	$\frac{f_{OSC}}{12 \times 32}$	$\frac{f_{OSC}}{24 \times 32}$
1	16-bit timer/counter	X	X	0	1	$\frac{f_{OSC}}{12}$	$\frac{f_{OSC}}{24}$
2	8-bit timer/counter with 8-bit autoreload	X	X	1	0	$\frac{f_{OSC}}{12}$	$\frac{f_{OSC}}{24}$
3	Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stops	X	X	1	1	$\frac{f_{OSC}}{12}$	$\frac{f_{OSC}}{24}$

In the "timer" function (C/$\overline{T}$ = "0") the register is incremented every machine cycle. Therefore the count rate is $f_{OSC}/12$.
In the "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is $f_{OSC}/24$. External inputs $\overline{INT0}$ and $\overline{INT1}$ (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements.
Figure 2 illustrates the input clock logic.



Figure 2 Timer/Counter 0 and 1 Input Clock Logic

Timer 2

Timer 2 is a 16-bit Timer/Counter with an up/down count feature. It can operate either as timer or as an event counter which is selected by bit C/$\overline{T2}$ (T2CON.1). It has three operating modes as shown in **Table 5**.

Table 5
Timer/Counter 2 Operating Modes

Mode	T2CON			T2MOD DECN	T2CON EXEN	P1.1 T2EX	Remarks	Input Clock	
	RxCLK or TxCLK	CP/$\overline{RL2}$	TR2					Internal	External (P1.0/T2)
16-bit Auto-reload	0	0	1	0	0	X	reload upon overflow	$\frac{f_{OSC}}{12}$	max. $\frac{f_{OSC}}{24}$
	0	0	1	0	1	↓	reload trigger (falling edge)		
	0	0	1	1	X	0	Down counting		
	0	0	1	1	X	1	Up counting		
16-bit Capture	0	1	1	X	0	X	16-bit Timer/Counter (only up-counting)	$\frac{f_{OSC}}{12}$	max. $\frac{f_{OSC}}{24}$
	0	1	1	X	1	↓	capture TH1, TL2 → RC2H, RC2L		
Baud Rate Generator	1	X	1	X	0	X	no overflow interrupt request (TF2)	$\frac{f_{OSC}}{12}$	max. $\frac{f_{OSC}}{24}$
	1	X	1	X	1	↓	extra external interrupt (“Timer 2”)		
off	X	X	0	X	X	X	Timer 2 stops	-	-

1Note: ↓ = falling edge

Serial Interface (USART)

The serial port is full duplex and can operate in four modes (one synchronous mode, three asynchronous modes) as illustrated in **Table 6**. The possible baud rates can be calculated using the formulas given in **Table 7**.

Table 6
USART Operating Modes

Mode	SCON		Baudrate	Description
	SM0	SM1		
0	0	0	$\frac{f_{OSC}}{12}$	Serial data enters and exits through RxD. TxD outputs the shift clock. 8-bit are transmitted/received (LSB first)
1	0	1	Timer 1/2 overflow rate	8-bit UART 10 bits are transmitted (through TxD) or received (RxD)
2	1	0	$\frac{f_{OSC}}{32}$ or $\frac{f_{OSC}}{64}$	9-bit UART 11 bits are transmitted (through TxD) or received (RxD)
3	1	1	Timer 1/2 overflow rate	9-bit UART Like mode 2 except the variable baud rate

Table 7
Formulas for Calculating Baud rates

Baud Rate derived from	Interface Mode	Baud rate
Oscillator	0	$\frac{f_{OSC}}{12}$
	2	$\frac{2^{SMOD} \times f_{OSC}}{64}$
Timer 1 (16-bit timer) (8-bit timer with 8-bit autoreload)	1, 3	$\frac{2^{SMOD} \times \text{timer 1 overflow rate}}{32}$
	1, 3	$\frac{2^{SMOD} \times f_{OSC}}{32 \times 12 \times (256 - TH1)}$
Timer 2	1, 3	$\frac{f_{OSC}}{32 \times [65536 - (RC2H,RC2L)]}$

Interrupt System

The GMS90C320 provides 6 interrupt sources with two priority levels. Figure 3 gives a general overview of the interrupt sources and illustrates the request and control flags.



Figure 3
Interrupt Request Sources

Table 8
Interrupt Sources and their Corresponding Interrupt Vectors

Source (Request Flags)	Vector	Vector Address
IE0	External interrupt 0	0003_H
TF0	Timer 0 interrupt	$000B_H$
IE1	External interrupt 1	0013_H
TF1	Timer 1 interrupt	$001B_H$
RI+TI	Serial port interrupt	0023_H
TF2+EXF2	Timer 2 interrupt	$002B_H$

A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two requests of different priority level are received simultaneously, the request of higher priority is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as shown in **Table 9**.

Table 9
Interrupt Priority-Within-Level

Interrupt Source		Priority
IE0	External interrupt 0	High
TF0	Timer 0 interrupt	
IE1	External interrupt 1	↓
TF1	Timer 1 interrupt	
RI+TI	Serial port interrupt	
TF2+EXF2	Timer 2 interrupt	Low

Power Saving Modes

Two power down modes are available, the Idle Mode and Power Down Mode.

The bits PDE and IDLE of the register PCON select the Power Down mode or the Idle mode, respectively. If the Power Down mode and the Idle mode are set at the same time, the Power Down mode takes precedence. **Table 10** gives a general overview of the power saving modes.

Table 10
Power Saving Modes Overview

Mode	Entering Instruction Example	Leaving by	Remarks
Idle mode	ORL PCON,#01H	- enabled interrupt - Hardware Reset	CPU is gated off CPU status registers maintain their data. Peripherals are active
Power-Down Mode	ORL PCON,#02H	Hardware Reset	Oscillator is stopped, contents of on-chip RAM and SFR's are maintained (leaving Power Down Mode means redefinition of SFR contents).

In the Power Down mode of operation, V_{CC} can be reduced to minimize power consumption. It must be ensured, however, that V_{CC} is not reduced before the Power Down mode is invoked, and that V_{CC} is restored to its normal operating level, before the Power Down mode is terminated. The reset signal that terminates the Power Down Mode also restarts the oscillator. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).

Absolute Maximum Ratings

Ambient temperature under bias (T_A) .....-40 to + 85°C

Storage temperature (T_{ST}).....-65 to + 150°C

Voltage on V_{CC} pins with respect to ground (V_{SS}).....-0.5 V to 6.5 V

Voltage on any pin with respect to ground (V_{SS}).....-0.5 to V_{CC} + 0.5 V

Input current on any pin during overload condition .....-10 mA to + 10 mA

Absolute sum of all input currents during overload condition.....| 100 mA |

Power dissipation.....TBD

Note: *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ($V_{IN} > V_{CC}$ or $V_{IN} < V_{SS}$) the Voltage on V_{CC} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.*

DC Characteristics

DC Characteristics for GMS90C320

V_{CC}= 5V + 10%, -15%; V_{SS}=0V; T_A= 0°C to 70°C

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min.	Max.		
Input low voltage (except $\overline{EA}$, RESET)	V_{IL}	-0.5	$0.2V_{CC}$ - 0.1	V	-
Input low voltage ($\overline{EA}$)	V_{IL1}	-0.5	$0.2V_{CC}$ - 0.3	V	-
Input low voltage (RESET)	V_{IL2}	-0.5	$0.2V_{CC}$ + 0.1	V	-
Input high voltage (except XTAL1, $\overline{EA}$, RESET)	V_{IH}	$0.2V_{CC}$ + 0.9	V_{CC} + 0.5	V	-
Input high voltage to XTAL1	V_{IH1}	$0.7V_{CC}$	V_{CC} + 0.5	V	-
Input high voltage to $\overline{EA}$, RESET	V_{IH2}	$0.6V_{CC}$	V_{CC} + 0.5	V	-
Output low voltage (ports 1, 2, 3)	V_{OL}	-	0.3 0.45 1.0	V	I_{OL}= 100µA I_{OL}= 1.6mA[1)] I_{OL}= 3.5mA
Output low voltage (port 0, ALE, $\overline{PSEN}$)	V_{OL1}	-	0.3 0.45 1.0	V	I_{OL}= 200µA I_{OL}= 3.2mA[1)] I_{OL}= 7.0mA
Output high voltage (ports 1, 2, 3)	V_{OH}	2.4 $0.9V_{CC}$	-	V	I_{OH}= -80µA I_{OH}= -10µA
Output high voltage (port 0 in external bus mode, ALE, $\overline{PSEN}$)	V_{OH1}	2.4 $0.9V_{CC}$	-	V	I_{OH}= -800µA[2)] I_{OH}= -80µA[2)]
Logic 0 input current (ports 1, 2, 3)	I_{IL}	-10	-50	µA	V_{IN}= 0.45V
Logical 1-to-0 transition current (ports 1, 2, 3)	I_{TL}	-65	-650	µA	V_{IN}= 2.0V
Input leakage current (port 0, $\overline{EA}$)	I_{LI}	-	±1	µA	$0.45 < V_{IN} < V_{CC}$
Pin capacitance	C_{IO}	-	10	pF	f_C=1MHz, T_A= 25°C
Power supply current: Active mode, 12MHz[3)] Idle mode, 12MHz[3)] Active mode, 24 MHz[3)] Idle mode, 24MHz[3)] Active mode, 40 MHz[3)] Idle mode, 40 MHz[3)] Active mode, 50 MHz[3)] Idle mode, 50 MHz[3)] Power Down Mode[3)]	 I_{CC} I_{CC} I_{CC} I_{CC} I_{CC} I_{CC} I_{CC} I_{CC} I_{CC} I_{PD}	 - - - - - - - - - -	 16 7.5 26 13.5 44 18 55 22.5 50	 mA mA mA mA mA mA mA mA mA µA	 V_{CC}= 5V[4)] V_{CC}= 5V[5)] V_{CC}= 5V[4)] V_{CC}= 5V[5)] V_{CC}= 5V[4)] V_{CC}= 5V[5)] V_{CC}= 5V[4)] V_{CC}= 5V[5)] V_{CC}= 5.5V[6)]

1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL} of ALE and port 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading: > 50pF at 3.3V, > 100pF at 5V), the noise pulse on ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.

2) Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and $\overline{PSEN}$ to momentarily fall below the $0.9V_{CC}$ specification when the address lines are stabilizing.

3) $I_{CC\ max}$ at other frequencies is given by:
active mode: $I_{CC} = 1.0 \times f_{OSC} + 3.16$
idle mode: $I_{CC} = 0.37 \times f_{OSC} + 3.63$
where f_{OSC} is the oscillator frequency in MHz. I_{CC} values are given in mA and measured at V_{CC} = 5V.

4) I_{CC} (active mode) is measured with:
XTAL1 driven with t_{CLCH}, t_{CHCL} = 5ns, $V_{IL} = V_{SS}$ + 0.5V, $V_{IH} = V_{CC}$ - 0.5V; XTAL2 = N.C.;
$\overline{EA}$ = Port 0 = RESET = V_{CC}; all other pins are disconnected. I_{CC} would be slightly higher if a crystal oscillator is used (appr. 1mA).

5) I_{CC} (Idle mode) is measured with all output pins disconnected and with all peripherals disabled;
XTAL1 driven with t_{CLCH}, t_{CHCL} = 5ns, $V_{IL} = V_{SS}$ + 0.5V, $V_{IH} = V_{CC}$ - 0.5V; XTAL2 = N.C.;
RESET = $\overline{EA}$ = V_{SS}; Port0 = V_{CC}; all other pins are disconnected;

6) I_{PD} (Power Down Mode) is measured under following conditions:
$\overline{EA}$ = Port 0 = V_{CC}; RESET = V_{SS}; XTAL2 = N.C.; XTAL1 = V_{SS}; all other pins are disconnected.

DC Characteristics for GMS90L320

V_{CC}= 3.3V + 0.3V, -0.6V; V_{SS}=0V; T_A= 0°C to 70°C

Parameter	Symbol	Limit Values		Unit	Test Conditions
		Min.	Max.		
Input low voltage	V_{IL}	-0.5	0.8	V	-
Input high voltage	V_{IH}	2.0	V_{CC} + 0.5	V	-
Output low voltage (ports 1, 2, 3)	V_{OL}	-	0.45 0.30	V	I_{OL}= 1.6mA[1] I_{OL}= 100µA[1]
Output low voltage (port 0, ALE, $\overline{PSEN}$)	V_{OL1}	-	0.45 0.30	V	I_{OL}= 3.2mA[1] I_{OL}= 200µA[1]
Output high voltage (ports 1, 2, 3)	V_{OH}	2.0 0.9V_{CC}	-	V	I_{OH}= -20µA I_{OH}= -10µA
Output high voltage (port 0 in external bus mode, ALE, $\overline{PSEN}$)	V_{OH1}	2.0 0.9V_{CC}	-	V	I_{OH}= -800µA[2] I_{OH}= -80µA[2]
Logic 0 input current (ports 1, 2, 3)	I_{IL}	-1	-50	µA	V_{IN}= 0.45V
Logical 1-to-0 transition current (ports 1, 2, 3)	I_{TL}	-25	-250	µA	V_{IN}= 2.0V
Input leakage current (port 0, $\overline{EA}$)	I_{LI}	-	±1	µA	0.45 < V_{IN} < V_{CC}
Pin capacitance	C_{IO}	-	10	pF	f_C= 1MHz T_A= 25°C
Power supply current:					
Active mode, 16 MHz[3]	I_{CC}	-	10	mA	V_{CC}= 3.3V[4]
Idle mode, 16MHz[3]	I_{CC}	-	5.25	mA	V_{CC}= 3.3V[5]
Active mode, 24MHz[3]	I_{CC}	-	16		V_{CC}= 3.3V[4]
Idle mode, 24MHz[3]	I_{CC}	-	8.25		V_{CC}= 3.3V[5]
Power Down Mode[3]	I_{PD}	-	10	µA	V_{CC}= 3.6V[6]

AC Characteristics

Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a 't' (stand for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

A: Address
C: Clock
D: Input Data
H: Logic level HIGH
I: Instruction (program memory contents)
L: Logic level LOW, or ALE
P: $\overline{\text{PSEN}}$
Q: Output Data
R: $\overline{\text{RD}}$ signal
T: Time
V: Valid
W: $\overline{\text{WR}}$ signal
X: No longer a valid logic level
Z: Float

For example,
t_{AVLL} = Time from Address Valid to ALE Low
t_{LLPL} = Time from ALE Low to $\overline{\text{PSEN}}$ Low

AC Characteristics for 12MHz version

V_{CC}= 5V: V_{CC}= 5V + 10%, –15%; V_{SS}= 0V; T_A= 0°C to 70°C
(C_L for port 0. ALE and $\overline{PSEN}$ outputs = 100pF; C_L for all other outputs = 80pF)

V_{CC}= 3.3V: V_{CC}= 3.3V + 0.3V, –0.6V; V_{SS}= 0V; T_A= 0°C to 70°C
(C_L for port 0. ALE and $\overline{PSEN}$ outputs = 50pF; C_L for all other outputs = 50pF)

Variable clock: Vcc = 5V: $1/t_{CLCL}$ = 3.5 MHz to 12 MHz
Vcc = 3.3V: $1/t_{CLCL}$ = 1 MHz to 12 MHz

External Program Memory Characteristics

Parameter	Symbol	12 MHz Oscillator		Variable Oscillator $1/t_{CLCL}$ = 3.5 to 12MHz		Unit
		Min.	Max.	Min.	Max.	
ALE pulse width	t_{LHLL}	127	-	$2t_{CLCL}$-40	-	ns
Address setup to ALE	t_{AVLL}	43	-	t_{CLCL}-40	-	ns
Address hold after ALE	t_{LLAX}	43	-	t_{CLCL}-40	-	ns
ALE low to valid instruction in	t_{LLIV}	-	233	-	$4t_{CLCL}$-100	ns
ALE to $\overline{PSEN}$	t_{LLPL}	58	-	t_{CLCL}-25	-	ns
$\overline{PSEN}$ pulse width	t_{PLPH}	215	-	$3t_{CLCL}$-35	-	ns
$\overline{PSEN}$ to valid instruction in	t_{PLIV}	-	150	-	$3t_{CLCL}$-100	ns
Input instruction hold after $\overline{PSEN}$	t_{PXIX}	0	-	0	-	ns
Input instruction float after $\overline{PSEN}$	t_{PXIZ}[1)]	-	63	-	t_{CLCL}-20	ns
Address valid after $\overline{PSEN}$	t_{PXAV}[1)]	75	-	t_{CLCL}-8	-	ns
Address to valid instruction in	t_{AVIV}	-	302	-	$5t_{CLCL}$-115	ns
Address float to $\overline{PSEN}$	t_{AZPL}	-10	-	-10	-	ns

1) Interfacing the GMS90C320 to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for 12MHz version

External Data Memory Characteristics

Parameter	Symbol	12 MHz Oscillator		Variable Oscillator $1/t_{CLCL}$ = 3.5 to 12MHz		Unit
		Min.	Max.	Min.	Max.	
$\overline{RD}$ pulse width	t_{RLRH}	400	-	$6t_{CLCL}$-100	-	ns
$\overline{WR}$ pulse width	t_{WLWH}	400	-	$6t_{CLCL}$-100	-	ns
Address hold after ALE	t_{LLAX2}	127	-	$2t_{CLCL}$-40	-	ns
$\overline{RD}$ to valid data in	t_{RLDV}	-	252	-	$5t_{CLCL}$-165	ns
Data hold after $\overline{RD}$	t_{RHDX}	0	-	0	-	ns
Data float after $\overline{RD}$	t_{RHDZ}	-	97	-	$2t_{CLCL}$-70	ns
ALE to valid data in	t_{LLDV}	-	517	-	$8t_{CLCL}$-150	ns
Address to valid data in	t_{AVDV}	-	585	-	$9t_{CLCL}$-165	ns
ALE to $\overline{WR}$ or $\overline{RD}$	t_{LLWL}	200	300	$3t_{CLCL}$-50	$3t_{CLCL}$+50	ns
Address valid to $\overline{WR}$ or $\overline{RD}$	t_{AVWL}	203	-	$4t_{CLCL}$-130	-	ns
$\overline{WR}$ or $\overline{RD}$ high to ALE high	t_{WHLH}	43	123	t_{CLCL}-40	t_{CLCL}+40	ns
Data valid to $\overline{WR}$ transition	t_{QVWX}	33	-	t_{CLCL}-50	-	ns
Data setup before $\overline{WR}$	t_{QVWH}	433	-	$7t_{CLCL}$-150	-	ns
Data hold after $\overline{WR}$	t_{WHQX}	33	-	t_{CLCL}-50	-	ns
Address float after $\overline{RD}$	t_{RLAZ}	-	0	-	0	ns

Advance Information (12MHz)

External Clock Drive

Parameter	Symbol	Variable Oscillator (Freq. = 3.5 to 12MHz)		Unit
		Min.	Max.	
Oscillator period (V_{CC}=5V) Oscillator period (V_{CC}=3.3V)	t_{CLCL} t_{CLCL}	83.3 83.3	285.7 1	ns
High time	t_{CHCX}	20	t_{CLCL} - t_{CLCX}	ns
Low time	t_{CLCX}	20	t_{CLCL} - t_{CHCX}	ns
Rise time	t_{CLCH}	-	20	ns
Fall time	t_{CHCL}	-	20	ns

AC Characteristics for 16MHz version

V_{CC}= 5V: V_{CC}= 5V + 10%, –15%; V_{SS}= 0V; T_A= 0°C to 70°C
(C_L for port 0. ALE and $\overline{PSEN}$ outputs = 100pF; C_L for all other outputs = 80pF)

V_{CC}= 3.3V: V_{CC}= 3.3V + 0.3V, –0.6V; V_{SS}= 0V; T_A= 0°C to 70°C
(C_L for port 0. ALE and $\overline{PSEN}$ outputs = 50pF; C_L for all other outputs = 50pF)

Variable clock: Vcc = 5V: $1/t_{CLCL}$ = 3.5 MHz to 16 MHz
Vcc = 3.3V: $1/t_{CLCL}$ = 1 MHz to 16 MHz

External Program Memory Characteristics

Parameter	Symbol	16 MHz Oscillator		Variable Oscillator $1/t_{CLCL}$ = 3.5 to 16MHz		Unit
		Min.	Max.	Min.	Max.	
ALE pulse width	t_{LHLL}	85	-	$2t_{CLCL}$-40	-	ns
Address setup to ALE	t_{AVLL}	23	-	t_{CLCL}-40	-	ns
Address hold after ALE	t_{LLAX}	43	-	t_{CLCL}-40	-	ns
ALE low to valid instruction in	t_{LLIV}	-	150	-	$4t_{CLCL}$-100	ns
ALE to $\overline{PSEN}$	t_{LLPL}	38	-	t_{CLCL}-25	-	ns
$\overline{PSEN}$ pulse width	t_{PLPH}	153	-	$3t_{CLCL}$-35	-	ns
$\overline{PSEN}$ to valid instruction in	t_{PLIV}	-	88	-	$3t_{CLCL}$-100	ns
Input instruction hold after $\overline{PSEN}$	t_{PXIX}	0	-	0	-	ns
Input instruction float after $\overline{PSEN}$	t_{PXIZ}[1)]	-	43	-	t_{CLCL}-20	ns
Address valid after $\overline{PSEN}$	t_{PXAV}[1)]	55	-	t_{CLCL}-8	-	ns
Address to valid instruction in	t_{AVIV}	-	198	-	$5t_{CLCL}$-115	ns
Address float to $\overline{PSEN}$	t_{AZPL}	-10	-	-10	-	ns

1) Interfacing the GMS90C320 to devices with float times up to 35 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for 16MHz

External Data Memory Characteristics

Parameter	Symbol	16 MHz Oscillator		Variable Oscillator $1/t_{CLCL}$ = 3.5 to 16MHz		Unit
		Min.	Max.	Min.	Max.	
$\overline{RD}$ pulse width	t_{RLRH}	275	-	$6t_{CLCL}$-100	-	ns
$\overline{WR}$ pulse width	t_{WLWH}	275	-	$6t_{CLCL}$-100	-	ns
Address hold after ALE	t_{LLAX2}	127	-	$2t_{CLCL}$-40	-	ns
$\overline{RD}$ to valid data in	t_{RLDV}	-	183	-	$5t_{CLCL}$-130	ns
Data hold after $\overline{RD}$	t_{RHDX}	0	-	0	-	ns
Data float after $\overline{RD}$	t_{RHDZ}	-	75	-	$2t_{CLCL}$-50	ns
ALE to valid data in	t_{LLDV}	-	350	-	$8t_{CLCL}$-150	ns
Address to valid data in	t_{AVDV}	-	398	-	$9t_{CLCL}$-165	ns
ALE to $\overline{WR}$ or $\overline{RD}$	t_{LLWL}	138	238	$3t_{CLCL}$–50	$3t_{CLCL}$+50	ns
Address valid to $\overline{WR}$ or $\overline{RD}$	t_{AVWL}	120	-	$4t_{CLCL}$-130	-	ns
$\overline{WR}$ or $\overline{RD}$ high to ALE high	t_{WHLH}	28	97	t_{CLCL}–35	t_{CLCL}+35	ns
Data valid to $\overline{WR}$ transition	t_{QVWX}	13	-	t_{CLCL}–50	-	ns
Data setup before $\overline{WR}$	t_{QVWH}	288	-	$7t_{CLCL}$-150	-	ns
Data hold after $\overline{WR}$	t_{WHQX}	23	-	t_{CLCL}–40	-	ns
Address float after $\overline{RD}$	t_{RLAZ}	-	0	-	0	ns

Advance Information (16MHz)

External Clock Drive

Parameter	Symbol	Variable Oscillator (Freq. = 3.5 to 16MHz)		Unit
		Min.	Max.	
Oscillator period	t_{CLCL}	62.5	285.7	ns
High time	t_{CHCX}	17	t_{CLCL} - t_{CLCX}	ns
Low time	t_{CLCX}	17	t_{CLCL} - t_{CHCX}	ns
Rise time	t_{CLCH}	-	17	ns
Fall time	t_{CHCL}	-	17	ns

AC Characteristics for 24MHz version

V_{CC}= 5V: V_{CC}= 5V + 10%, –15%; V_{SS}= 0V; T_A= 0°C to 70°C
(C_L for port 0. ALE and $\overline{PSEN}$ outputs = 100pF; C_L for all other outputs = 80pF)

V_{CC}= 3.3V: V_{CC}= 3.3V + 0.3V, –0.6V; V_{SS}= 0V; T_A= 0°C to 70°C
(C_L for port 0. ALE and $\overline{PSEN}$ outputs = 50pF; C_L for all other outputs = 50pF)

Variable clock: Vcc = 5V: $1/t_{CLCL}$ = 3.5 MHz to 24 MHz
Vcc = 3.3V: $1/t_{CLCL}$ = 1 MHz to 24 MHz

External Program Memory Characteristics

Parameter	Symbol	24 MHz Oscillator		Variable Oscillator $1/t_{CLCL}$ = 3.5 to 24MHz		Unit
		Min.	Max.	Min.	Max.	
ALE pulse width	t_{LHLL}	43	-	$2t_{CLCL}$-40	-	ns
Address setup to ALE	t_{AVLL}	17	-	t_{CLCL}-25	-	ns
Address hold after ALE	t_{LLAX}	17	-	t_{CLCL}-25	-	ns
ALE low to valid instruction in	t_{LLIV}	-	80	-	$4t_{CLCL}$-87	ns
ALE to $\overline{PSEN}$	t_{LLPL}	22	-	t_{CLCL}-20	-	ns
$\overline{PSEN}$ pulse width	t_{PLPH}	95	-	$3t_{CLCL}$-30	-	ns
$\overline{PSEN}$ to valid instruction in	t_{PLIV}	-	60	-	$3t_{CLCL}$-65	ns
Input instruction hold after $\overline{PSEN}$	t_{PXIX}	0	-	0	-	ns
Input instruction float after $\overline{PSEN}$	t_{PXIZ}[1)]	-	32	-	t_{CLCL}-10	ns
Address valid after $\overline{PSEN}$	t_{PXAV}[1)]	37	-	t_{CLCL}-5	-	ns
Address to valid instruction in	t_{AVIV}	-	148	-	$5t_{CLCL}$-60	ns
Address float to $\overline{PSEN}$	t_{AZPL}	-10	-	-10	-	ns

1) Interfacing the GMS90C320 to devices with float times up to 35 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for 24MHz

External Data Memory Characteristics

Parameter	Symbol	24 MHz Oscillator		Variable Oscillator $1/t_{CLCL}$ = 3.5 to 24MHz		Unit
		Min.	Max.	Min.	Max.	
$\overline{RD}$ pulse width	t_{RLRH}	180	-	$6t_{CLCL}$-70	-	ns
$\overline{WR}$ pulse width	t_{WLWH}	180	-	$6t_{CLCL}$-70	-	ns
Address hold after ALE	t_{LLAX2}	56	-	$2t_{CLCL}$-27	-	ns
$\overline{RD}$ to valid data in	t_{RLDV}	-	118	-	$5t_{CLCL}$-90	ns
Data hold after $\overline{RD}$	t_{RHDX}	0	-	0	-	ns
Data float after $\overline{RD}$	t_{RHDZ}	-	63	-	$2t_{CLCL}$-20	ns
ALE to valid data in	t_{LLDV}	-	200	-	$8t_{CLCL}$-133	ns
Address to valid data in	t_{AVDV}	-	220	-	$9t_{CLCL}$-155	ns
ALE to $\overline{WR}$ or $\overline{RD}$	t_{LLWL}	75	175	$3t_{CLCL}$-50	$3t_{CLCL}$+50	ns
Address valid to $\overline{WR}$ or $\overline{RD}$	t_{AVWL}	67	-	$4t_{CLCL}$-97	-	ns
$\overline{WR}$ or $\overline{RD}$ high to ALE high	t_{WHLH}	17	67	t_{CLCL}-25	t_{CLCL}+25	ns
Data valid to $\overline{WR}$ transition	t_{QVWX}	5	-	t_{CLCL}-37	-	ns
Data setup before $\overline{WR}$	t_{QVWH}	170	-	$7t_{CLCL}$-122	-	ns
Data hold after $\overline{WR}$	t_{WHQX}	15	-	t_{CLCL}-27	-	ns
Address float after $\overline{RD}$	t_{RLAZ}	-	0	-	0	ns

Advance Information (24MHz)

External Clock Drive

Table 11.

Parameter	Symbol	Variable Oscillator (Freq. = 3.5 to 24MHz)		Unit
		Min.	Max.	
Oscillator period	t_{CLCL}	41.7	285.7	ns
High time	t_{CHCX}	12	t_{CLCL} - t_{CLCX}	ns
Low time	t_{CLCX}	12	t_{CLCL} - t_{CHCX}	ns
Rise time	t_{CLCH}	-	12	ns
Fall time	t_{CHCL}	-	12	ns

AC Characteristics for 40MHz version

V_{CC} = 5V + 10%, – 15%; V_{SS} = 0V; T_A = 0°C to 70°C
(C_L for port 0. ALE and $\overline{PSEN}$ outputs = 100pF; C_L for all other outputs = 80pF)

External Program Memory Characteristics

Parameter	Symbol	40 MHz Oscillator		Variable Oscillator $1/t_{CLCL}$ = 3.5 to 40MHz		Unit
		Min.	Max.	Min.	Max.	
ALE pulse width	t_{LHLL}	35	-	$2t_{CLCL}-15$	-	ns
Address setup to ALE	t_{AVLL}	10	-	$t_{CLCL}-15$	-	ns
Address hold after ALE	t_{LLAX}	10	-	$t_{CLCL}-15$	-	ns
ALE low to valid instruction in	t_{LLIV}	-	55	-	$4t_{CLCL}-45$	ns
ALE to $\overline{PSEN}$	t_{LLPL}	10	-	$t_{CLCL}-15$	-	ns
$\overline{PSEN}$ pulse width	t_{PLPH}	60	-	$3t_{CLCL}-15$	-	ns
$\overline{PSEN}$ to valid instruction in	t_{PLIV}	-	25	-	$3t_{CLCL}-50$	ns
Input instruction hold after $\overline{PSEN}$	t_{PXIX}	0	-	0	-	ns
Input instruction float after $\overline{PSEN}$	t_{PXIZ}[1)]	-	15	-	$t_{CLCL}-10$	ns
Address valid after $\overline{PSEN}$	t_{PXAV}[1)]	20	-	$t_{CLCL}-5$	-	ns
Address to valid instruction in	t_{AVIV}	-	65	-	$5t_{CLCL}-60$	ns
Address float to $\overline{PSEN}$	t_{AZPL}	-5	-	-5	-	ns

1) Interfacing the GMS90C320 to devices with float times up to 20 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for 40MHz

External Data Memory Characteristics

Parameter	Symbol	at 40 MHz Clock		Variable Clock $1/t_{CLCL}$ = 3.5 to 40MHz		Unit
		Min.	Max.	Min.	Max.	
$\overline{RD}$ pulse width	t_{RLRH}	120	-	$6t_{CLCL}$-30	-	ns
$\overline{WR}$ pulse width	t_{WLWH}	120	-	$6t_{CLCL}$-30	-	ns
Address hold after ALE	t_{LLAX2}	10	-	t_{CLCL}-15	-	ns
$\overline{RD}$ to valid data in	t_{RLDV}	-	75	-	$5t_{CLCL}$-50	ns
Data hold after $\overline{RD}$	t_{RHDX}	0	-	0	-	ns
Data float after $\overline{RD}$	t_{RHDZ}	-	38	-	$2t_{CLCL}$-12	ns
ALE to valid data in	t_{LLDV}	-	150	-	$8t_{CLCL}$-50	ns
Address to valid data in	t_{AVDV}	-	150	-	$9t_{CLCL}$-75	ns
ALE to $\overline{WR}$ or $\overline{RD}$	t_{LLWL}	60	90	$3t_{CLCL}$-15	$3t_{CLCL}$+15	ns
Address valid to $\overline{WR}$ or $\overline{RD}$	t_{AVWL}	70	-	$4t_{CLCL}$-30	-	ns
$\overline{WR}$ or $\overline{RD}$ high to ALE high	t_{WHLH}	10	40	t_{CLCL}-15	t_{CLCL}+15	ns
Data valid to $\overline{WR}$ transition	t_{QVWX}	5	-	t_{CLCL}-20	-	ns
Data setup before $\overline{WR}$	t_{QVWH}	125	-	$7t_{CLCL}$-50	-	ns
Data hold after $\overline{WR}$	t_{WHQX}	5	-	t_{CLCL}-20	-	ns
Address float after $\overline{RD}$	t_{RLAZ}	-	0	-	0	ns

Advance Information (40MHz)

External Clock Drive

Parameter	Symbol	Variable Oscillator (Freq. = 3.5 to 40MHz)		Unit
		Min.	Max.	
Oscillator period	t_{CLCL}	25	285.7	ns
High time	t_{CHCX}	10	t_{CLCL} - t_{CLCX}	ns
Low time	t_{CLCX}	10	t_{CLCL} - t_{CHCX}	ns
Rise time	t_{CLCH}	-	10	ns
Fall time	t_{CHCL}	-	10	ns

AC Characteristics for 50MHz version

V_{CC} = 5V + 10%, – 15%; V_{SS} = 0V; T_A = 0°C to 70°C
(C_L for port 0. ALE and $\overline{PSEN}$ outputs = 100pF; C_L for all other outputs = 80pF)

Variable Clock : V_{CC} = 5V, 1/ t_{CLCL} = 3.5MHz to 50 MHz

External Program Memory Characteristics

Parameter	Symbol	50 MHz Oscillator		Variable Oscillator $1/t_{CLCL}$ = 3.5 to 50MHz		Unit
		Min.	Max.	Min.	Max.	
ALE pulse width	t_{LHLL}	25	-	$2t_{CLCL}$–15	-	ns
Address setup to ALE	t_{AVLL}	5	-	t_{CLCL}–15	-	ns
Address hold after ALE	t_{LLAX}	5	-	t_{CLCL}–15	-	ns
ALE low to valid instruction in	t_{LLIV}	-	40	-	$4t_{CLCL}$–40	ns
ALE to $\overline{PSEN}$	t_{LLPL}	5	-	t_{CLCL}–15	-	ns
$\overline{PSEN}$ pulse width	t_{PLPH}	45	-	$3t_{CLCL}$–15	-	ns
$\overline{PSEN}$ to valid instruction in	t_{PLIV}	-	20	-	$3t_{CLCL}$–40	ns
Input instruction hold after $\overline{PSEN}$	t_{PXIX}	0	-	0	-	ns
Input instruction float after $\overline{PSEN}$	t_{PXIZ}[1)]	-	10	-	t_{CLCL}–10	ns
Address valid after $\overline{PSEN}$	t_{PXAV}[1)]	15	-	t_{CLCL}–5	-	ns
Address to valid instruction in	t_{AVIV}	-	45	-	$5t_{CLCL}$–55	ns
Address float to $\overline{PSEN}$	t_{AZPL}	-5	-	-5	-	ns

1) Interfacing the GMS90C320 to devices with float times up to 20 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for 50MHz

External Data Memory Characteristics

Parameter	Symbol	at 50 MHz Clock		Variable Clock $1/t_{CLCL}$ = 3.5 to 50MHz		Unit
		Min.	Max.	Min.	Max.	
$\overline{RD}$ pulse width	t_{RLRH}	90	-	$6t_{CLCL}$-30	-	ns
$\overline{WR}$ pulse width	t_{WLWH}	90	-	$6t_{CLCL}$-30	-	ns
Address hold after ALE	t_{LLAX2}	25	-	$2t_{CLCL}$-15	-	ns
$\overline{RD}$ to valid data in	t_{RLDV}	-	60	-	$5t_{CLCL}$-40	ns
Data hold after $\overline{RD}$	t_{RHDX}	0	-	0	-	ns
Data float after $\overline{RD}$	t_{RHDZ}	-	28	-	$2t_{CLCL}$-12	ns
ALE to valid data in	t_{LLDV}	-	120	-	$8t_{CLCL}$-40	ns
Address to valid data in	t_{AVDV}	-	125	-	$9t_{CLCL}$-55	ns
ALE to $\overline{WR}$ or $\overline{RD}$	t_{LLWL}	45	75	$3t_{CLCL}$-15	$3t_{CLCL}$+15	ns
Address valid to $\overline{WR}$ or $\overline{RD}$	t_{AVWL}	50	-	$4t_{CLCL}$-30	-	ns
$\overline{WR}$ or $\overline{RD}$ high to ALE high	t_{WHLH}	5	35	t_{CLCL}-15	t_{CLCL}+15	ns
Data valid to $\overline{WR}$ transition	t_{QVWX}	5	-	t_{CLCL}-15	-	ns
Data setup before $\overline{WR}$	t_{QVWH}	100	-	$7t_{CLCL}$-40	-	ns
Data hold after $\overline{WR}$	t_{WHQX}	5	-	t_{CLCL}-15	-	ns
Address float after $\overline{RD}$	t_{RLAZ}	-	0	-	0	ns

Advance Information (50MHz)

External Clock Drive

Parameter	Symbol	Variable Oscillator (Freq. = 3.5 to 50MHz)		Unit
		Min.	Max.	
Oscillator period	t_{CLCL}	20	285.7	ns
High time	t_{CHCX}	10	t_{CLCL} - t_{CLCX}	ns
Low time	t_{CLCX}	10	t_{CLCL} - t_{CHCX}	ns
Rise time	t_{CLCH}	-	10	ns
Fall time	t_{CHCL}	-	10	ns



Figure 4 External Program Memory Read Cycle



Figure 5 External Data Memory Read Cycle



Figure 6 External Data Memory Write Cycle



AC Inputs during testing are driven at V_{CC}–0.5V for a logic '1' and 0.45V for a logic '0'. Timing measurements are made a V_{IHmin} for a logic '1' and V_{ILmax} for a logic '0'.

Figure 7 AC Testing: Input, Output Waveforms



For timing purposes a port pin is no longer floating when a 100mV change from load voltage occurs and begins to float when a 100mV change from the loaded V_{OH} / V_{OL} level occurs. I_{OL} / I_{OH} ≥ 20mA.

Figure 8 Float Waveforms



Figure 9 External Clock Cycle

OSCILLATOR CIRCUIT



Figure 10 Recommended Oscillator Circuits

Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and ceramic resonator have their own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

Plastic Package P-LCC-44

(Plastic Leaded Chip-Carrier)

44PLCC

UNIT: INCH



Plastic Package P-DIP-40

(Plastic Dual in-Line Package)

40DIP



Plastic Package P-MQFP-44

(Plastic Metric Quad Flat Package)

P-MQFP-44