

FDZ202P

P-Channel 2.5V Specified PowerTrench BGA MOSFET

General Description


Combining Fairchild's advanced 2.5V specified PowerTrench process with state of the art BGA packaging, the FDZ202P minimizes both PCB space and $R_{\text{DS(ON)}}.$ This BGA MOSFET embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, high current handling capability, ultralow profile packaging, low gate charge, and low $R_{\text{DS(ON)}}$

Applications


- Battery management
- · Load switch
- Battery protection

Features


- -5.5 A, -20 V. $R_{DS(ON)} = 45$ m Ω @ $V_{GS} = -4.5$ V $R_{DS(ON)} = 75$ m Ω @ $V_{GS} = -2.5$ V
- Occupies only 5 mm² of PCB area: only 55% of the area of SSOT-6
- Ultra-thin package: less than 0.70 mm height when mounted to PCB
- Outstanding thermal transfer characteristics: 4 times better than SSOT-6
- Ultra-low Q_g x R_{DS(ON)} figure-of-merit
- High power and current handling capability







Top



Absolute Maximum Ratings T_A=25°C unless otherwise noted

| Symbol | Parameter | | Ratings | Units |
|-----------------------------------|--|--------|-------------|-------|
| V _{DSS} | Drain-Source Voltage | | -20 | V |
| V _{GSS} | Gate-Source Voltage | | ±12 | V |
| l _D | Drain Current - Continuous (Not | te 1a) | -5.5 | Α |
| | Pulsed | | – 20 | |
| P _D | Power Dissipation (Steady State) (Not | te 1a) | 2 | W |
| T _J , T _{STG} | Operating and Storage Junction Temperature Range | | -55 to +150 | °C |

Thermal Characteristics

| R _{0JA} | Thermal Resistance, Junction-to-Ambient | (Note 1a) | 64 | °C/W |
|------------------|---|-----------|-----|------|
| $R_{\theta JB}$ | Thermal Resistance, Junction-to-Ball | (Note 1) | 8 | °C/W |
| R _{0JC} | Thermal Resistance, Junction-to-Case | (Note 1) | 0.7 | °C/W |

Package Marking and Ordering Information

| Device Marking | Device | Reel Size | Tape width | Quantity |
|----------------|---------|-----------|------------|------------|
| 202P | FDZ202P | 7" | 8mm | 3000 units |

| Symbol | Parameter | Test Conditions | Min | Тур | Max | Units |
|---|---|--|------|----------------|----------------|-------|
| Off Char | acteristics | | | ı | ı | |
| BV _{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$ | -20 | | | V |
| <u>ΔBV_{DSS}</u> ΔT _J | Breakdown Voltage Temperature Coefficient | $I_D = -250 \mu\text{A}$, Referenced to 25°C | | -17 | | mV/°C |
| DSS | Zero Gate Voltage Drain Current | $V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$ | | | -1 | μΑ |
| GSSF | Gate-Body Leakage, Forward | $V_{GS} = -12 \text{ V}, V_{DS} = 0 \text{ V}$ | | | -100 | nA |
| GSSR | Gate–Body Leakage, Reverse | $V_{GS} = 12 \text{ V}, V_{DS} = 0 \text{ V}$ | | | 100 | nA |
| On Char | acteristics (Note 2) | | | | | |
| $V_{GS(th)}$ | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_D = -250 \mu A$ | -0.6 | -0.9 | -1.5 | V |
| ΔV _{GS(th)} ΔT _J | Gate Threshold Voltage Temperature Coefficient | $I_D = -250 \mu\text{A}$, Referenced to 25°C | | 3 | | mV/°C |
| R _{DS(on)} | Static Drain–Source On–Resistance | $V_{GS} = -4.5 \text{ V}, I_D = -5.5 \text{ A}$ $V_{GS} = -2.5 \text{ V}, I_D = -4.0 \text{ A}$ $V_{GS} = -4.5 \text{ V}, I_D = -5.5, T_J = 125^{\circ}\text{C}$ | | 37 57 50 | 45 75 65 | mΩ |
| I _{D(on)} | On-State Drain Current | $V_{GS} = -4.5 \text{ V}, V_{DS} = -5.0 \text{ V}$ | -20 | | | Α |
| g FS | Forward Transconductance | $V_{DS} = -5 \text{ V}, \qquad I_{D} = -5.5 \text{ A}$ | | 15 | | S |
| Dynamic | : Characteristics | | | | | |
| Ciss | Input Capacitance | $V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$ | | 884 | | pF |
| Coss | Output Capacitance | f = 1.0 MHz | | 258 | | pF |
| C _{rss} | Reverse Transfer Capacitance | | | 103 | | pF |
| Switchin | g Characteristics (Note 2) | | | | | |
| t _{d(on)} | Turn-On Delay Time | $V_{DD} = -6 \text{ V}, \qquad I_D = -1 \text{ A},$ | | 12 | 22 | ns |
| t _r | Turn-On Rise Time | $V_{GS} = -4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$ | | 9 | 18 | ns |
| t _{d(off)} | Turn-Off Delay Time |] | | 36 | 58 | ns |
| t _f | Turn-Off Fall Time | | | 24 | 38 | ns |
| Qg | Total Gate Charge | $V_{DS} = -10 \text{ V}, \qquad I_D = -5.5 \text{ A},$ | | 9 | 13 | nC |
| Q_{gs} | Gate-Source Charge | $V_{GS} = -4.5 \text{ V}$ | | 2 | | nC |
| Q_{gd} | Gate-Drain Charge | | | 3 | | nC |
| Drain-Se | ource Diode Characteristics | and Maximum Ratings | | | | |
| ls | Maximum Continuous Drain-Source | | | | -1.7 | Α |
| V_{SD} | Drain–Source Diode Forward Voltage | $V_{GS} = 0 \text{ V}, I_S = -1.7 \text{ A} \text{(Note 2)}$ | | -0.76 | -1.2 | V |
| t _{rr} | Diode Reverse Recovery Time | I _F = −5.5 A, | | 25 | | nS |
| Q _{rr} | Diode Reverse Recovery Charge | $d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ | | 26 | | nC |

Notes:

1. R_{0,IA} is determined with the device mounted on a 1 in² 2 oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. The thermal resistance from the junction to the circuit board side of the solder ball, R_{0,IB} is defined for reference. For R_{0,IC}, the thermal reference point for the case is defined as the top surface of the copper chip carrier. R_{0,IC} and R_{0,IB} are guaranteed by design while R_{0,IA} is determined by the user's board design.




a) 64°C/W when mounted on a 1in² pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB




b) 128°C/W when mounted on a minimum pad of 2 oz copper

Scale 1:1 on letter size paper


Dimensional Outline and Pad Layout



TOP VIEW



RECOMMENDED LAND PATTERN



NOTES: UNLESS OTHERWISE SPECIFIED

- A) ALL DIMENSIONS ARE IN MILLIMETERS.
- B) NO JEDEC REGISTRATION REFERENCE AS OF JULY 1999.

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™ VCX^{TM} FAST ® OPTOLOGIC™ STAR*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™ $HiSeC^{TM}$ SuperSOT™-8 $Power Trench^{\, @}$ DOME™ SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ E²CMOSTM LittleFET™ OS^{TM}

EnSigna™ MicroFET™ QT Optoelectronics™ TruTranslation™
FACT™ MicroPak™ Quiet Series™ UHC™
FACT Quiet Series™ MICROWIRE™ SILENT SWITCHER® UltraFET®

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|---------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |

Rev. H4